Design and Analysis of Power Distribution Networks in VLSI Circuits. by Pant, Sanjay
DESIGN AND ANALYSIS OF POWER 




A dissertation submitted in partial fulfillment
of the requirements for the degree of
Doctor of Philosophy
(Electrical Engineering)
in The University of Michigan
2008
Doctoral Committee: 
Professor David Blaauw, Chair
Professor John P. Hayes
Associate Professor Igor L. Markov







Looking back at my stay in Ann Arbor, I see a number of people who have helped
me in this endeavor. I would like to take this opportunity to express my sincere gratitude to
all of them.
First of all I would like to thank my advisor Professor David Blaauw. I have always
considered myself to be very fortunate to have had him as my advisor. I have learnt a lot
from him. His enthusiasm and energy has been the source of my motivation and inspira-
tion all throughout my journey through graduate school. This work would not have been
possible without his guidance and encouragement. 
I am thankful to Professor Hayes, Professor Markov, Professor Sylvester and Dr.
Chiprout for serving on my committee and for their valuable feedback. I would also like to
acknowledge all my co-authors who have helped me grow professionally.
I thank Edward Chusid, Bertha Wachsman, Amanda Brown, Denise DuPrie and
Beth Stalnaker for the help provided in managing a lot of different things. Special thanks
to Amanda for the cookies during paper-submission and tapeout deadlines. 
Finally, I would like to thank my family and friends. My family has been a constant
source of support and encouragement, and all credit goes to them for whatever I accom-
plish. Thanks to Visvesh, Ashish, Shidhartha, Sarvesh, Kavi, Ravi, Manav, Carlos, Rajeev




LIST OF FIGURES ................................................................................... vii
LIST OF TABLES ..................................................................................... xii
CHAPTER I
INTRODUCTION ................................................................................................1
1.2 Power-grid modeling and voltage-drop analysis ..................................6
1.3 Impact of supply noise on circuit performance ..................................11
1.4 Decoupling-capacitance modeling and allocation ..............................12
1.5 Ringing in power supply networks .....................................................17
1.6 Active supply-voltage regulation and supply-noise measurement .....21
1.7 Contributions of this work and organization ......................................23
CHAPTER II
VECTORLESS ANALYSIS OF SUPPLY-NOISE INDUCED DELAY 
VARIATION .......................................................................................................28
2.1 Introduction.........................................................................................28
2.2 Delay model for supply fluctuations...................................................31
2.3 Voltage-drop sensitivity computation.................................................38
2.4 Block-current constraints ....................................................................42
2.5 Overall path-based delay-maximization formulation .........................46
2.6 Block-based circuit-delay model ........................................................49





3.2 Constraint-based early supply-drop analysis ......................................65
3.3 Statistical supply-drop analysis ..........................................................68
3.4 Experimental results ...........................................................................79
3.5 Conclusions.........................................................................................85
CHAPTER IV
TIMING-AWARE DECOUPLING-CAPACITANCE ALLOCATION IN 
POWER SUPPLY NETWORKS ......................................................................86
4.1 Introduction.........................................................................................86
4.2 Proposed global-optimization approach .............................................89
4.3 Greedy path-based approach.............................................................100
4.4 Experimental results .........................................................................101
4.5 Conclusions.......................................................................................104
CHAPTER V
INDUCTANCE, LOCALITY AND RESONANCE IN POWER SUPPLY 
NETWORKS.....................................................................................................105
5.1 Introduction.......................................................................................105
5.2 Full-wave on-die inductive effects ...................................................107
5.3 Mid-size model and capacitive effects..............................................112
5.4 Complete package-die model............................................................117
5.5 Conclusions and CAD implications..................................................121
CHAPTER VI
AN ANALOG ACTIVE DECAP CIRCUIT FOR INDUCTIVE-SUPPLY-
NOISE SUPPRESSION ...................................................................................123
6.1 Introduction.......................................................................................123v
6.2 Proposed active decap circuit ...........................................................125
6.3 Opamp design ...................................................................................133
6.4 Simulation results .............................................................................136
6.5 Conclusions.......................................................................................143
CHAPTER VII
DIGITAL CIRCUIT-TECHNIQUES FOR ACTIVE INDUCTIVE-SUPPLY-
NOISE SUPPRESSION ...................................................................................144
7.1 Introduction.......................................................................................144
7.2 Charge-injection-based active decoupling circuit.............................146
7.3 High-voltage charge-pump-based active decoupling circuit ............165
7.4 High-voltage shunt-supply-based active decoupling circuit.............170
7.5 Digital on-chip oscilloscope for supply-noise measurement ............174
7.6 Conclusions.......................................................................................177
CHAPTER VIII
CONCLUSIONS AND FUTURE DIRECTIONS .........................................179
8.1 Contributions ....................................................................................179
8.2 Future directions ...............................................................................183
BIBLIOGRAPHY.............................................................................................185vi
LIST OF FIGURES
Figure 1.1: On-die IR voltage map of the PowerPC® microprocessor (source: Motorola)  
...........................................................................................................................2
Figure 1.2: Power delivery network of a high-performance microprocessor (source:Intel)  
...........................................................................................................................4
Figure 1.3: Device-capacitance modeling in power-grid analysis [68] ............................15
Figure 1.4: Simplified model of a power supply network ................................................18
Figure 1.5: Transient and frequency response showing first and second droops .............19
Figure 1.6: Current excitation at resonance frequency (top) and voltage response (bottom) 
(source: Motorola) ..........................................................................................19
Figure 2.1: A driver-receiver pair in a non-ideal supply network ....................................32
Figure 2.2: A path in a power supply network with worst-case voltage shifts causing the 
maximum path delay ......................................................................................33
Figure 2.3: A driver-receiver pair in a non-ideal supply network (a), propagation delay (b) 
and output transition time (c) .........................................................................34
Figure 2.4: Variation of rise/fall propagation delays of a gate with respect to Vddg, Vssg, 
Vddin and Vssin .............................................................................................36
Figure 2.5: Library-characterization error for delay and transition time for more than 
35,000 sample points ......................................................................................37
Figure 2.6: (a) Power grid as a linear system and (b) Time-varying block-current discreti-
zation into time-steps......................................................................................40
Figure 2.7: Correlation between Multiplier and ALU block-currents (a) and correlation be-
tween IF-stage in cycle t and ID-stage in cycle t+1 (b)..................................45
Figure 2.8: Path-based delay-maximization accounting for transition-time variations....48vii
Figure 2.9: An example of a combinational circuit ..........................................................49
Figure 2.10: Illustration of the removal of the max function............................................51
Figure 2.11: Overall block-based circuit-delay-maximization flow.................................53
Figure 2.12: An illustration of delay-based circuit pruning to reduce the problem size ..55
Figure 2.13: Comparison of block-based NLP with random runs for c880 .....................59
Figure 2.14: Step response at a node due to different blocks (resonance frequency = 
50MHz)...........................................................................................................60
Figure 2.15: Time-varying total chip-current obtained from the block-based delay maximi-
zation ..............................................................................................................62
Figure 3.1: Flow diagram of proposed statistical approach..............................................68
Figure 3.2: Variation of a block-current with time ...........................................................72
Figure 3.3: PDF (a) and auto-correlation (b) of a block-current.......................................73
Figure 3.4: Probability distribution of the overall worst-case drop..................................81
Figure 4.1: A combinational circuit in a power distribution network ..............................89
Figure 4.2: Illustration of gradient computation using the modified adjoint-sensitivity 
method.. ..........................................................................................................97
Figure 4.3: Overall global-optimization flow ...................................................................99
Figure 4.4: Optimization flow of path-based greedy algorithm .....................................100
Figure 4.5: Decap area vs circuit-delay trade-off curve for c432 ...................................102
Figure 5.1: Illustration of the PEEC model of a wire segment.......................................108
Figure 5.2: A 3D PEEC simulation of 500mx500m grid (left) compared to a 2D-modeling 
approach (right) ............................................................................................110
Figure 5.3: Voltage map generated due to high-frequency current transients................111
Figure 5.4: A 2mm X 2mm section of on-die grid attached to the middle of package shad-
ow........ .........................................................................................................113
Figure 5.5: Supply drop frequency response showing resonance frequencies for Case I and viii
Case II illustrated in Table 5.4 .....................................................................114
Figure 5.6: A 2mm X 2mm section of the grid with lumped (a) and distributed decoupling 
capacitors (b) ................................................................................................114
Figure 5.7: Voltage response of a 2mm X 2mm with 2x- and 4x-reduced grids for identical 
current excitation ..........................................................................................115
Figure 5.8: Frequency response at all the M2 supply nodes illustrating locality as function 
of excitation frequency .................................................................................117
Figure 5.9: The non-uniform block-based on-die decap distribution in the microproces-
sor........ .........................................................................................................118
Figure 5.10: Transient current response of non-uniform decaps (left) and the magnified plot 
(right) ............................................................................................................118
Figure 5.11: Locality of high-frequency currents provided by decaps...........................119
Figure 5.12: Distribution of mid-frequency decap currents which are strongly correlated to 
decap distribution map .................................................................................120
Figure 5.13: A visualization of the flow of currents on die ............................................120
Figure 6.1: Model of a power delivery network .............................................................125
Figure 6.2: Proposed active decoupling capacitance circuit...........................................128
Figure 6.3: Need for external active supply for operational amplifiers..........................129
Figure 6.4: Comparison of frequency response with active and passive decaps ............131
Figure 6.5: Transient current profile (a) and voltage response (b) using active and passive 
decaps ...........................................................................................................132
Figure 6.6: Operational amplifier schematic ..................................................................134
Figure 6.7: Layout of the opamp with drive strength of 5pF..........................................137
Figure 6.8: Gain of the opamp ........................................................................................137
Figure 6.9: Transient response of the opamp..................................................................138
Figure 6.10: Comparison of frequency response of power grid with different decap siz-
es....................................................................................................................139ix
Figure 6.11: Comparison of transient response of power grid with different decap siz-
es.................. .................................................................................................141
Figure 6.12: Worst-case voltage-drop variation with decap allocation ..........................142
Figure 6.13: Impact of C4 distribution on worst-case voltage drop ...............................143
Figure 7.1: A simplified power distribution model and the proposed regulation tech-
nique......... ....................................................................................................147
Figure 7.2: Simulated unregulated and regulated supply waveforms and safety bounds148
Figure 7.3: Sampling clock generator.............................................................................150
Figure 7.4: Vdd/Vss level shifter and clocked-comparator schematics..........................150
Figure 7.5: Comparator banks and generation of normal, undershoot and overshoot sig-
nals................................................................................................................151
Figure 7.6: Synthetic load-current generator ..................................................................152
Figure 7.7: V-I converter-based drop-detector circuit ....................................................153
Figure 7.8: Die micrograph and implementation details of the test chip........................154
Figure 7.9: Area breakdown in unregulated and regulated test-cases ............................155
Figure 7.10: Measurement setup.....................................................................................156
Figure 7.11: Measured unregulated and regulated supply noise waveforms for ramp load 
and during resonance ....................................................................................157
Figure 7.12: Measured unregulated and regulated supply waveforms as a function of trigger 
signal.............................................................................................................158
Figure 7.13: Measured unregulated and regulated peak-to-peak supply noise for varying 
peak load-currents ........................................................................................159
Figure 7.14: Measured worst supply drop as a function of the active supply voltage....160
Figure 7.15: Comparison of measured frequency responses with and without active supply 
regulation......................................................................................................161
Figure 7.16: Measured worst regulated supply drop as a function of calibration voltag-
es...................................................................................................................162x
Figure 7.17: Statistical analysis across 38 chips showing the affect of a global calibration 
vs. individual die-tuning...............................................................................163
Figure 7.18: Measured supply waveforms with on-chip V-I detector and active on-chip 
probing..........................................................................................................164
Figure 7.19: Proposed high-voltage charge-pump-based regulation circuit technique ..166
Figure 7.20: Die micrograph and implementation details of the test chip......................167
Figure 7.21: Measured unregulated and regulated supply noise waveforms for ramp load 
and during resonance ....................................................................................169
Figure 7.22: Schematic of the proposed high-voltage shunt-supply-based regulation tech-
nique.. ...........................................................................................................170
Figure 7.23: Die micrograph and implementation details of the test chip......................171
Figure 7.24: Measured unregulated and regulated supply noise waveforms for ramp load 
and during resonance ....................................................................................173
Figure 7.25: Schematic of the proposed on-chip oscilloscope for supply-noise measure-
ment..... .........................................................................................................174
Figure 7.26: Unregulated (left) and regulated (right) resonance waveforms measured using 
the on-chip oscilloscope ...............................................................................176




Table 1.1: Summary of the key contributions...................................................................23
Table 2.1: Experimental results for DC current constraints .............................................56
Table 2.2: Random-run comparison with NLP.................................................................59
Table 2.3: Experimental results for AC (time-varying) current constraints .....................61
Table 2.4: Run-time reduction due to circuit pruning ......................................................63
Table 3.1: Comparison of worst-case voltage drops.........................................................80
Table 3.2: Mean, standard deviation and 95% interval of the voltage drops....................82
Table 3.3: Comparison with HSPICE...............................................................................83
Table 3.4: Effect of correlations on accuracy and run-time..............................................84
Table 4.1: Experimental results showing delay reduction for a given decap budget .....103
Table 4.2: Experimental results showing reduction in decap area for specified timing con-
straint .............................................................................................................104




1.1  Overview and motivation
Power distribution networks deliver the power and the ground voltages from pad loca-
tions to all devices in a design. Shrinking device dimensions, faster switching frequency
and increasing power consumption in deep submicron technologies cause large switching
currents to flow in the power and ground networks. Rapidly switching currents cause spa-
tial and temporal fluctuations in the supply voltage which may cause functional failures in
a design, degrade circuit performance and create reliability concerns. A robust power dis-
tribution network is essential to ensure reliable operation of circuits on a chip. Power-sup-
ply integrity verification is, therefore, a critical concern in high-performance designs.
Due to the resistance of the interconnects constituting the network, there occurs a volt-
age drop across the network, commonly referred to as the IR drop. IR drop is predomi-
nantly caused by the parasitic resistance of metal wires constituting the on-chip power
distribution network. The package supplies currents to the pads of the power grid either by
means of package leads in wire-bond chips or through C4 (controlled collapsed chip con-
nection) bump-array [26][78] in flip-chip technology. Although the resistance of package
is quite small, the inductance of package leads is significant which causes a voltage drop
at the pad locations due to time-varying currents drawn by devices on the die. This voltage1
drop is referred to as the di/dt drop or Ldi/dt drop. Therefore, the voltage seen at the
devices is the supply voltage minus the IR drop and the Ldi/dt drop. Figure 1.1 shows the
voltage map of a high-performance microprocessor [27] illustrating the spatial variation in
supply drop at the on-die devices.
Excessive voltage drops in the power grid reduce switching speeds [16][66][79] and
noise margins of circuits, and inject noise which may lead to functional failures. High
average-current densities can also lead to undesirable wear-out of metal wires due to elec-
tromigration(EM) [7]. Therefore, the challenge in the design of a power distribution net-
work is in achieving excellent voltage regulation at the consumption points
notwithstanding the wide fluctuations in power-demand across the chip, and to build such
a network using minimum area of the metal layers. These issues are prominent in high-
performance chips such as microprocessors, since large amounts of power, in the order of
hundreds of Watts, have to be distributed through a hierarchy of metal layers. A robust
Figure 1.1. On-die IR voltage map of the PowerPC® microprocessor 
(source: Motorola)2
power distribution network is vital in meeting performance guarantees and in ensuring the
reliable operation of a chip.
Capacitance between power and ground distribution networks, referred to as the decou-
pling capacitance or decap, acts as local charge storage and is helpful in mitigating the
voltage drop at supply points. Parasitic capacitance between metal wires of supply lines,
device capacitance of the non-switching devices, and capacitance between N-well and
substrate, occur as implicit decoupling capacitance in a power distribution network.
Unfortunately, this implicit decoupling capacitance is not enough to constrain the voltage
drop within safe bounds and designers have to often add intentional explicit decoupling-
capacitance structures on the die at strategic locations [15]. These explicitly added decou-
pling capacitances are not free and increase the area and the leakage-power consumption
of the chip. Parasitic interconnect resistance, decoupling capacitance and package/inter-
connect inductance form a complex RLC network which has its own resonance frequency
[47][59]. If this resonance frequency lies close to the operating frequency of the design,
large voltage drops can develop in the grid.
Figure 1.2 shows the power distribution network of a typical high-performance micro-
processor in detail. The voltage regulator module (VRM), located on the motherboard
(MB), provides the nominal supply voltage to the die through wire-bond pads or C4
bumps. Decoupling capacitances are inserted at various levels (on-die, package, mother-
board and VRM) in order to suppress the Ldi/dt noise in the supply.
The crux of the problem in designing a power grid lies in the fact that there are many
unknowns until the very end of the design cycle. Nevertheless, decisions about the struc-
ture, size and layout of the power grid have to be made at very early stages when a large3
part of the chip design has not even begun. Unfortunately, most commercial tools focus on
post-layout verification of the power grid when the entire chip design is complete and
detailed information about the parasitics of the power and ground lines and the currents
drawn by the transistors are known. Power grid problems revealed at this stage are usually
very difficult and/or expensive to fix. Also, due to the growth in power consumption and
switching speeds of modern high-performance microprocessors, the di/dt effects are
becoming a growing concern in these designs. Clock-gating or power-gating, which is a
preferred scheme for power management in high-performance designs, can cause rapid
surges in current demands of macro-blocks and increase di/dt effects. Designers rely on
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ter the Ldi/dt variations in the supply voltage. It is necessary to accurately model the
inductance and capacitance of the package and chip in detail and then analyze the power
grid to avoid any underestimation/overestimation in the amount of added decap. Also, it is
necessary to maintain the efficiency of the analysis after including these detailed models. 
A critical issue in the analysis of power grids is the large size of the network (typically
millions of nodes in a state-of-the-art microprocessor). Simulating all the non-linear
devices in the chip together with the power grid is computationally infeasible. To make the
model-size manageable, the simulation is done in two steps. First, the non-linear devices
are simulated assuming ideal supply voltages and the currents drawn by the devices are
measured. Next, during power grid simulation, the non-linear devices are replaced by the
measured time-varying current sources. Note that the non-linear simulation to generate the
time-varying currents is performed assuming a nominal supply and does not account for
any drops in the supply voltage. However, since the voltage drops are typically less than
10% of the nominal supply voltage, the error incurred by ignoring the interaction between
the device currents and the supply voltage is small.
The circuit-currents are not independent because of signal correlations between different
logic blocks. This has traditionally been addressed by deriving the inputs for individual
blocks of the chip from the results of logic simulation using a common set of chip-wide
input vectors. An important issue in power-grid analysis is to determine what these input
vectors should be. For IR-drop analysis, patterns that produce maximum instantaneous
currents are required, whereas for the verification of electromigration issues, patterns pro-
ducing large sustained (average) currents are of interest. For Ldi/dt-drop analysis, input-
vector search is even more challenging because the worst Ldi/dt drop at a particular point5
in time is dependant on the previous history of currents. Maximizing Ldi/dt drop thus
requires simulation of a long pattern of input vectors spanning multiple clock cycles.
In this chapter, we will present in detail the traditional methods for addressing the
above-mentioned power-ground signal integrity issues, and will discuss their strengths
and shortcomings. This chapter is organized as follows. Section 1.1 presents some popular
power grid modeling and analysis techniques. Section 1.2 provides an overview of the
impact of supply noise on circuit performance. Section 1.3 explains some commonly used
decap modeling and optimization methodologies while Section 1.4 discusses the transient
response and resonance in power grids. In Section 1.5, we present some prior-proposed
circuit techniques for measurement and suppression of resonance and Ldi/dt noise in sup-
ply networks. The research contributions of our work are summarized in Section 1.6.
1.2  Power-grid modeling and voltage-drop analysis
Modeling of power distribution networks depends on the accuracy and run-time effi-
ciency tradeoff in the required analysis. Although a purely resistive model of the power
distribution network may be sufficient for IR drop computation, a more detailed model
including the network capacitances, device parasitic capacitances, explicit decoupling
capacitors and the inductance of the package is necessary when analyzing the network
with time-varying currents. Due to the increasing switching speeds, the Ldi/dt drop is
becoming a significant part of the total voltage drop [69]. Therefore, it has become crucial
to model the effect of package inductance. Additionally, the impact and the significance of
on-chip inductance on the di/dt effects need to be studied, which requires detailed 3-D
inductance models [35][65] of the on-die power supply network. Finally, it is imperative6
to accurately model the amount of implicit non-switching decaps and explicitly added
decaps. An analysis of the inductance effects without accurately modeling the decoupling
capacitance will provide pessimistic results since the high fluctuation of currents at the
pads will cause very large voltage swings.
Methods for power-grid analysis can be broadly classified into input-vector-dependent
methods and vectorless methods. The input-vector-dependent methods employ search
techniques to find a set of input patterns which cause the worst drop in the grid. A number
of methods have been proposed in literature [20][40][46] which use genetic algorithms or
other search techniques to find vectors or a pattern of vectors that maximize the total cur-
rent drawn from the supply network. Input-vector-dependent approaches are computation-
ally intensive and are limited to circuit-blocks rather than full-chip analysis. Furthermore,
these approaches are inherently optimistic, underestimating the voltage drop and thus
allowing some of the supply noise problems go unnoticed. The vectorless approaches
[45][43][61], on the other hand, aim to compute an upper bound on the worst-case drop in
an efficient manner. These approaches have the advantage of being fast and conservative,
but are sometimes too pessimistic and may therefore lead to over-design. Also, these
approaches are limited to static power-supply analysis since they can only account for IR
drop. 
Most of the above discussed approaches model the power supply network as a linear
system and rely on a fast and accurate solution of a linear system of equations. The next
subsection describes a few linear system solution techniques which are commonly
employed in supply-drop analysis.7
1.2.1  Linear-system solution techniques
With the increasing number of devices on a chip, the size of power network has grown
so large as to make the power-supply integrity verification very challenging. Several
methods have been proposed in the literature to reduce the run-time and memory require-
ments of power grid simulation. Power grid simulation involves solving the following sys-
tem of differential equations:
(EQ 1.1)
where G is the conductance matrix; C is the matrix resulting from capacitive and inductive
elements; x(t) is the vector of time-varying voltages at the nodes, currents through the
inductors and currents through the ideal voltage sources; and b(t) is the vector of the time-
varying current sources and the ideal voltage sources.
A method known as Modified Nodal Analysis (MNA) [38][60] transforms the above
system of differential equations into the following linear algebraic system which can be
solved very efficiently in time-domain:
(EQ 1.2)
MNA uses the Backward Euler (BE) technique with a small fixed time-step, h. The BE
reduction with a fixed time-step is advantageous for transient simulation since the left
hand side (LHS) matrix , referred to as the coefficient matrix, does not change
during simulation, allowing for preprocessing or factoring of the matrix for a one-time
cost and reusing the factors efficiently to solve the system at successive time points.
Several direct [60] and iterative [33] approaches are available to solve the linear system
of equations as in EQ 1.2. Direct techniques rely on factoring the LHS matrix once into a
Gx t( ) Cx· t( )+ b t( )=
G Ch
---+⎝ ⎠
⎛ ⎞ x t( ) b t( ) Ch




product of lower and upper triangular matrices (LU factors) and then using them repeat-
edly in a simple backward and forward substitution procedure [60] to solve the system at
every time-step. Iterative methods, on the other hand, rely on efficient convergence tech-
niques to steer the iterations from an initial guess to the final solution. 
The size and structure of the conductance matrix of the power grid is important in deter-
mining the type of linear-solution technique (direct or iterative) that should be used.
Although, the power grid consists of millions of nodes, the conductance matrix is very
sparse (typically, fewer than 5 entries per row/column). Sparsity favors the use of iterative
methods, but convergence is slowed down by ill-conditioning and can be accelerated to
some extent by preconditioning methods [17]. Iterative methods do not suffer from size
limitations so long as the (sparse) matrix and some iteration vectors can fit into the mem-
ory. Although the conductance matrix itself is sparse, its LU factors are extremely dense.
The number of non-zero entries in the LU factors is of the order O(N2), where N is the
number of rows/columns in the coefficient matrix. The single biggest problem with direct
methods is the need for large amounts of memory to store the LU factors of the coefficient
matrix. However, if only fixed time steps are used for transient analysis, then the initial
factorization can be reused with subsequent current vectors, thus amortizing the large
decomposition time. Iterative methods do not have this feature of reusability and the linear
system needs to be solved iteratively from scratch at every new time step. Iterative meth-
ods are best suited for IR-drop analysis which requires simulation of only one time step, or
for solving large systems using limited memory resources.9
When the vector x(t) in EQ 1.2 consists only of node voltages (power grid network of
RC elements and current sources), the coefficient matrix,  can be shown to be
symmetric and positive-definite [32]. The symmetric-positive-definiteness of the coeffi-
cient matrix, which is also very sparse, is especially attractive since the system can now be
solved very efficiently using specialized linear system solution techniques, such as
Cholesky factorization (direct method) and conjugate gradient (iterative method) tech-
niques. The Modified Nodal Analysis circuit formulation is no longer guaranteed to be
positive-definite when inductance is included in the power grid model. However, using a
simple nodal formulation or mesh current formulation [24], the RLC model of the power
distribution network can also be converted into a symmetric-positive-definite system and
above techniques can be used effectively. To further speedup the simulation by exploiting
the hierarchy in the supply distribution network, a hierarchical macromodeling-based
approach was presented in [87], where the power-grid analysis is performed based on a
divide-and-conquer approach by splitting the supply network into a global grid and multi-
ple local grids.
Several other approaches have also been proposed to compute the supply drop. The
work in [44] proposes a multigrid-like method [10] for the simulation of large power
grids. This method, which is particularly attractive for regular meshes, reduces the size of
the network by solving several coarser meshes and interpolating the results to the original
fine mesh However, this method has been shown to be error-prone while handling via
resistances and after a certain level of grid-reduction of the original network. The




zation formulation with constraints on block-currents while [61] formulates the IR-drop
computation as an integer linear programming (ILP) problem to estimate the worst case
switching activity based on working modes of macro-blocks. Recently, a statistical
approach [62] based on random walks [29] has been proposed which exploits the spatially
localized nature of supply drop in power grids to achieve speed-up in simulation. This
approach is very efficient for IR-drop computation but the convergence may be slow in
transient Ldi/dt-drop computation. A part of this dissertation is dedicated to finding effi-
cient vectorless approaches which can account for both IR and Ldi/dt drops. The
approaches should be useful in the early design phase, when there is limited information
about currents of the logic blocks, as well as with detailed simulation models during sign-
off.
1.3  Impact of supply noise on circuit performance
The voltage fluctuations in a supply network can inject noise in a circuit, leading to
functional failures of the design. Extensive work has therefore been focused on modeling
and efficient analysis of the worse-case voltage drop in a supply network as discussed in
the previous section. Also, with decreasing supply voltages, the gate delay is becoming
increasingly sensitive to supply-voltage variation as the difference between the supply
voltage and the threshold voltage is consistently getting reduced. With ever-diminishing
clock-cycle times, accurate analysis of the supply voltage impact on circuit performance
has therefore also become a critical issue. 
Power-supply variation can impact the circuit delay in two ways: First, a reduced supply
voltage lessens the gate drive strength, thereby increasing the gate delay. Second, a differ-11
ence in the supply voltage between a driver and receiver pair creates an offset in the volt-
age with which the driver/receiver gates reference the signal transition. This has the effect
of creating either a positive or negative time shift in the signal transition perceived at the
receiver gate. This dual nature of the impact of supply voltage on circuit delay was
observed in [16], and complicates the generation of simulation vectors that maximize the
delay along a particular circuit path. Increasing the voltage drop at a particular location
may worsen the delay of one gate while improving the delay of another. Therefore, deter-
mining the path with worst-delay under these often conflicting goals is a complicated task. 
Traditionally, the impact of supply noise on delay has been accounted for by reducing
the operating voltage of all library cells by the worst-case supply-voltage drop during
library characterization. The library cells are characterized at the worst-case supply varia-
tion (which is assumed to be around 10% - 15%) and static timing analysis is performed at
this worst supply voltage. However, this approach may be extremely pessimistic since it
assumes the occurrence of worst-case voltage drop at all the gates in the design at the
same point of time. Also, the traditional approach ignores any supply-voltage shifts
between adjacent gates. In this dissertation, we will present approaches for accurate esti-
mation of supply noise induced circuit-delay variation.
1.4  Decoupling-capacitance modeling and allocation
Decoupling capacitance acts as local charge storage and is helpful in attenuating fast
transients in supply drop. In this section, we discuss some of the traditional methods for
modeling and optimization of on-die decoupling capacitance. The following three sources
of capacitances affect the supply voltages in a power grid:12
(1) parasitic wire capacitances between power/ground wires, substrate, or signal nets, 
(2) parasitic capacitance of transistors, and 
(3) explicitly placed decoupling capacitors.
Parasitic wire capacitances can be extracted using either approximate formulae, which
use the width and spacing between wires, or by using a commercial parasitic-extraction
tool. A difficult issue is the analysis of the wire capacitances coupled to signal nets. The
effect of these capacitors on the voltage in the power grid depends on the state of the sig-
nal net. For example, coupling from a power network to a signal net that is high, simply
couples the power network to itself, with little or no effect on the voltage drop. Unfortu-
nately, due to prohibitively large number of signal nets in a design, it is infeasible to model
the signal nets and power grid simultaneously [13]. Therefore, a statistical approach for
modeling of the coupling capacitance between the power grids and signal nets has been
proposed in [13]. 
The switching activity of signals is determined by calculating the average number of
signal nets that switch in a clock cycle. If the low-to-high and high-to-low switching prob-
abilities of a signal are equal, their effects cancel each other out and therefore, switching
nets can be ignored in the analysis. Of the remaining (non-switching) nets, half may be
considered to be in stable high state and half in stable low state. Each coupling capacitance
is replaced by an effective capacitance to ground, in series with a resistor. The effective
value of the coupling capacitor [68] is
(EQ 1.3)
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Device capacitances attenuate the voltage drop in the power grid and have a larger effect
on the voltage in the power grid as they are much larger than the wire capacitances. The
effect of device capacitances also depends on the state of the signal. This is explained with
the help of an inverter chain in Figure 1.3, where we compute the implicit decoupling
capacitance of inverters INV2 and INV3 based on their input and output states. Each tran-
sistor has 5 device capacitances, Csb(source to bulk), Cdb(drain to bulk), Cgs(gate to
source), Cgs(gate to drain) and Cgb(gate to bulk). The Csb can be ignored since the source
and bulk for both the pmos and nmos are always at the same potential1. Figure 1.3(a)
shows the remaining 4 device capacitances for an inverter. In Figure 1.3(b), the capaci-
tances are arranged across three inverters to make the analysis more convenient. Capaci-
tances of switching devices contribute to the current drawn from the grid, which is already
modeled by the time varying current source in the power-grid analysis. Therefore, in
power-grid analysis, we need to consider the device capacitances of only those gates that
do not switch.
We first look at the case where net N in Figure 1.3(a) is in a low state. The device capac-
itances shown in Figure 1.3(a) can be modeled by the equivalent RC circuit shown in Fig-
ure 1.3(b). The resistance Rp corresponds to the effective pull-up resistance of inverter 1,
the resistance Rn corresponds to the effective pull-down resistance of inverter 2, and the
resistance Rwp and Rwn correspond to the P and N well resistances, respectively. Since net
N is low, capacitances Cdbn, Cgsn, and Cgbn are discharged and do not contribute to the
1. This assumption is not valid in gates with series stacks of transistors.14
decoupling between the power and ground grid. Furthermore, since Rwp is a relatively
high resistance and since Cdbp and Cgbp are small, they can be ignored without a signifi-
cant loss in the accuracy. An analogous analysis can be made for the decoupling capaci-
tances when the state of signal N is high. This state is assumed to have equal probability of
INV1 INV2 INV3

























being high or low when the gate is not switching, although a different ratio of high-to-low
signal states could easily be incorporated in the analysis. An approximate model of the
device capacitances for power-grid analysis is shown in Figure 1.3(c). The effective
decoupling capacitance in this simplified model is the sum of the effective high and low
decoupling capacitances weighted by the probability of the gate being in either state:
(EQ 1.4)
Similarly, the effective resistance is approximated by the sum of the high and low resis-
tance of the gates:
(EQ 1.5)
The intrinsic N-well capacitance is also modeled as a series RC whose time constant and
capacitance per unit well area are characterized using a process simulator. The intrinsic as
well as the explicit decoupling capacitances are distributed either according to the layout
or, when a layout is not available (as during the early design stage), uniformly across the
power rails.
The intrinsic decoupling capacitance is usually not enough to confine the voltage drop
within safe bounds and designers have to add specific (explicit) decoupling-capacitance
structures on the chip. Several methods [72][73][88] have been proposed for optimal
explicit decoupling-capacitance allocation. These methods formulate the decoupling-
capacitance allocation as an optimization problem with the objective of decoupling-capac-
itance area minimization and constraints on the worst voltage drop. However, in high-per-
formance designs, circuit performance is a more pressing concern and the above
approaches, although optimal for supply-noise reduction, may not be optimal for best cir-
cuit performance. For instance, in a logic block, only the delay of gates on the critical and
Ceff 1 Pactive–( ) Cgdp Cgdn+( )
1
2
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near-critical paths are of concern and the gates having larger timing slacks can afford rela-
tively higher voltage drop. In this dissertation, we will present an approach for decou-
pling-capacitance minimization with the objective of optimizing the circuit performance.
1.5  Ringing in power supply networks
Intrinsic and extrinsic on-die decoupling capacitances interact with package inductance
and may cause power supply resonance, where even small changes in the load-current can
cause excessive supply-voltage fluctuations in the power distribution network. Also, the
decoupling capacitances present at the other levels of the power distribution network (Fig-
ure 1.2) interact with parasitic inductances to form a multiple LC system with multiple
resonance frequencies. In this section, we explain the transient response and various reso-
nance frequencies of a power supply network. Figure 1.4 shows a simplified model with
parasitics and decoupling capacitances at various levels of the power supply network. In
this simplified model, all the on-chip decoupling capacitances have been lumped into a
single capacitor Cdie and all the switching devices have been modeled by a single time-
varying current, Idie. The Ldi/dt drop occurring in the supply network can be classified as
zeroth droop, first droop, second droop and third droop. The third droop occurs at the node
between the voltage regulator module (VRM) and the motherboard and at the node
between the motherboard and the microprocessor socket. The third droop is controlled by
the motherboard inductance (LMB) and motherboard capacitors (CMB). The second droop,
which takes place at the node between the microprocessor's socket and the microproces-
sor's package, is controlled by the partial package inductance leading from the mother-
board upto the package capacitors (Lpkg1) and package capacitors (Cpkg). The first droop17
occurs at the node between the microprocessor's package and the chip itself. The first
droop is controlled by partial package inductance leading from the package capacitors to I/
O pads (Lpkg2) and on-chip decoupling capacitance (Cdie). Lpkg2 also consists of the induc-
tance of wire-bonds or C4 bumps. Lastly, a zeroth droop can occur on the die if there is
significant amount of on-die inductance in the power grid. Figure 1.5 shows the first and
the second droop in the transient response for a step load-current and the ac frequency
response of the supply voltage. The third drop is very small in magnitude as well as fre-
quency than the first and the second droops. The expression for the first droop (supply
drop and ground bounce combined) due to a step load-current of peak amplitude Imax is
given as follows:
(EQ 1.6)
where, R = Rpkg + RMB + Rdie; ωr is the resonance frequency of the first droop given by:
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(EQ 1.7)
and θ is the phase difference given by,
(EQ 1.8)
Any current excitation which is centered at the resonance frequency, ωr for a sufficient
amount of time can create excessive voltage swings in the power grid as shown in Figure
























Figure 1.5. Transient and frequency response showing first and second droops





























1.6. Due to the presence of decoupling capacitance at multiple locations (die, package and
motherboard), there are multiple resonance frequencies in the supply network: the LMB-
CMB combination causes a resonance at a few hundred kHz; the Lpkg1-Cpkg combination
causes a resonance at a few MHz; and the Lpkg2-Cdiecauses a resonance of the order of a
few hundred MHz. The goal of a power grid designer is to minimize package inductance
(Lpkg2), allocate on-die decaps (Cdie) and sufficient C4s in the pads, so as to minimize the
first droop and to create the largest possible gap between the highest resonance frequency
and the operating frequency of the design. Care should also be taken to ensure that the
operating frequency does not directly coincide with the higher harmonics of the resonance
frequencies [11]. The advent of C4 flip-chip technology, which have much smaller induc-
tance than that of bond-wires, and advances in package technology have led to a signifi-
cant decrease in package inductance. The impact of package inductance on the first droop
can be further reduced by placing the package decaps (Cpkg) as close to the die as possible.
Intelligent allocation and placement of explicit on-die decaps is also helpful in reducing
the first droop as shown in [47][59][73][88]. Explicit decaps are, therefore, often added
near regions with severe supply drops. 
However, these explicit decaps result in area overhead and hence directly increase the
cost of the chip. In addition, explicit decaps increase the leakage power consumption of
the chip due to their gate-leakage current. With technology scaling, gate leakage has
become a significant percentage of the overall leakage which places a significant limita-
tion on the maximum amount of decap that can be introduced [9]. Several circuit tech-
niques have, therefore, been proposed to actively regulate the on-die supply voltage. The
next section provides an overview of some of the previously proposed active circuits.20
1.6  Active supply-voltage regulation and supply-noise 
measurement 
Active supply voltage regulation techniques employ circuits to enhance the amount of
charge transfer to-and-from the power supply network during a supply-voltage fluctua-
tion. The objective of these approaches is to reduce the supply drop for the same amount
of explicit decoupling capacitance or to minimize decoupling-capacitance area for the
same worst-case supply drop. 
Active guard-ring circuits, based on the use of active decaps, were proposed in [51] and
[82] to suppress substrate noise. In [77], a Miller-coupling based capacitance enhancement
technique was proposed to reduce crosstalk between digital and analog regions on a die. A
switched-capacitor based circuit technique with two decap banks switched between series
and parallel configurations was proposed in [4]. The same switched capacitor was used for
suppressing resonance in [36]. In [84], a band-pass filter is used to detect supply noise res-
onance and an artificial shunt load, connected between Vdd and Vss, is periodically
switched on and off with 180o phase shift to dampen the resonance. In [56], a shunt high
voltage supply is connected to the regular power grid when power-gated logic blocks
wake up from the sleep state. A linear regulator with a specific goal to source or sink large
transients of current was proposed in [83]. Recently, several adaptive frequency-manage-
ment techniques [30][76] have also been proposed to compensate for supply transients.
These techniques employ supply-drop monitors at various locations on the die and the fre-
quency of operation is altered to compensate for fluctuations in the power supply. In [37],
the use of controlled incremental frequency changes to alleviate inductive noise in dynam-
ically voltage scaled microprocessors was explored. In addition to these, several micro-21
architectural control techniques such as selective issue, pipeline throttling and selective
wake-up of clock-gated modules have been proposed in [34] and [41]. A major portion of
this dissertation is devoted to exploring power efficient active circuit techniques for sup-
pression of Ldi/dt drop and supply resonance.
Several circuits have been proposed to monitor the on-die supply noise. Circuits pro-
posed in [31][42][54][55][74] constitute a sample-hold circuit to sample the supply volt-
age and a V-I converter circuit. The V-I converter circuit consists of a high-conductance
transistor to convert the supply voltage samples into current. The current is then amplified
using a current mirror and is transmitted out of the chip using a transmission line. Current-
based sensing is particularly attractive due to its robustness to coupling noise. However,
the use of an analog V-I converter with high gain, followed by current amplifiers makes
this technique power inefficient. An A-D converter has been proposed to convert the ana-
log samples of supply noise into a digital code [89] which is then transmitted off-chip.
This approach requires a lot of area, making it less effective for fine-grained supply noise
measurement. [53] presents an analog circuit that reports whether power supply or ground
voltage at the location of comparators within a microprocessor core crosses a pre-defined
threshold voltage in every clock cycle. [2] and [39] use repetitive time-shifted sampling of
on-chip supply noise. In this dissertation, we propose a low-power, all-digital on-chip
oscilloscope for measuring supply noise and compare its performance with that of the V-I
converter based supply drop monitor. The proposed on-chip oscilloscope can also be used
for measuring coupling noise in critical signals and clock jitter.22
1.7  Contributions of this work and organization
This dissertation focuses on developing algorithms and circuit techniques to analyze and
suppress the supply noise related signal integrity issues. While we do not purport to pres-
ent complete solutions to these problems, we aim to provide state-of-the-art CAD tools
and active circuit techniques to estimate and combat supply noise in modern high-perfor-
mance VLSI systems. Table 1.1 summarizes the key problems, the prior-proposed solu-
tions and the solutions proposed in this dissertation. The first half of this dissertation
presents CAD approaches for modeling, analysis and optimization of power supply net-
Problem Statement Prior Works Proposed Solutions Chapter
1 Analysis of supply noise 
induced circuit delay varia-
tion
[1][16][66] Path-based and block-based 
approaches for accurate 
analysis of delay variation 
under IR and Ldi/dt drops
Chapter II




A constraint-based and a 
statistical approach for 
power-grid analysis in early 
design phase
Chapter III





An exact optimization 
approach and a heuristic-
based approach for timing-
aware decap allocation
Chapter IV
4 Detailed study of the impact 
of inductance, resonance 
and locality in power distri-
bution network of an indus-
trial microprocessor
[15][27][52] A detailed full-die dynamic 




5 Active circuit techniques for 




Analog and fully-digital cir-










digital on-chip oscilloscope 
for on-die probing of high-
speed signals
Chapter VII
Table 1.1. Summary of the key contributions23
works. In the later half of the dissertation, we present circuit techniques for measurement
and suppression of supply noise. The dissertation is organized as follows:
In Chapter II, we propose a path-based and a block-based analysis approach for comput-
ing the maximum circuit delay under power-supply fluctuations. The analyses are based
on the use of superposition, both temporally and spatially across different circuit blocks.
The approaches are vectorless and take both IR drop as well as Ldi/dt drop into account.
The path-based approach computes the maximum possible delay of a given critical path in
the presence of supply variations, while the block-based approach does not require apriori
knowledge of the critical paths in a circuit and can be, therefore, effectively incorporated
into an existing static timing analysis framework. The delay maximization problem is for-
mulated as a non-linear optimization problem with constraints on currents of macros or
circuit-blocks in the design. We show how correlations between currents of different cir-
cuit-blocks can be incorporated in the formulations using linear constraints. The proposed
methods were validated on ISCAS85 benchmark circuits and an industrial power-supply
grid, and demonstrate accurate worst-case circuit-delay computation.
In Chapter III, we propose two new approaches for analyzing the power-supply drop.
The first approach conservatively computes the worst-case supply drop, early in the
design flow when detailed information of the design is not available. The second approach
computes the statistical parameters of supply-voltage fluctuations with variability in block
currents. The proposed statistical analysis can be used to determine the portions of the grid
that are most likely to fail. The analyses consider both IR drop and Ldi/dt drop in a power
supply network and can take into account spatial and temporal correlations among block-
currents. We show that the run-time is linear with the length of the current waveforms24
allowing for extensive vectors, up to millions of cycles, to be analyzed. We implemented
the approaches on a number of grids, including a grid from an industrial microprocessor to
demonstrate their accuracy and efficiency. 
In Chapter IV, we propose an approach for timing-aware decoupling-capacitance alloca-
tion which uses timing slacks to drive the optimization. Non-critical gates with larger tim-
ing slacks can tolerate a relatively higher supply-voltage drop as compared to the gates on
the critical paths. The decoupling-capacitance allocation is formulated as a non-linear
optimization problem using Lagrangian relaxation and a modified adjoint sensitivity
method is used to obtain the sensitivities of objective function to decap sizes. A fast path-
based heuristic is also implemented and compared with the global optimization formula-
tion. The approaches have been implemented and tested on ISCAS85 benchmark circuits
and grids of different sizes. Compared to uniformly allocated decaps, the proposed
approach utilizes 35.5% less total decap to meet the same delay target. For the same total
decap budget, the proposed approach is shown to improve the circuit delay by 10.1% on
an average.
In Chapter V, we describe the first detailed full-die dynamic model of a 90nm Intel Pen-
tium®-class microprocessor design, including package and non-uniform decap distribu-
tion. This model is justified from the ground up using a full-wave model and then
increasingly larger but less detailed models with only the irrelevant elements removed.
Using these models, we show that there is insignificant impact of on-die inductance in
such a design, and that the package is critical to understanding the resonant properties of
the grid. We also show that transient effects are sensitive to non-uniform decap distribu-25
tion and that locality is a function of the excitation frequency and of the package-die reso-
nance frequency.
In Chapter VI, we present an analog active decap circuit that significantly increases the
effectiveness of decap in suppressing power supply fluctuations. The proposed circuit
senses the supply drop and drives an amplified and inverted voltage fluctuation on the
decap. The active decoupling circuit is powered by a separate power supply and we study
the optimal allocation of the total C4s/pads between this second power supply and the reg-
ular supply, as well as the optimal allocation of the total decoupling capacitance between
actively switched and traditional static decap. Finally, we demonstrate that the overhead of
the proposed method is small compared to the area of the decaps. Simulations in a 0.13μm
CMOS process demonstrate that the maximum supply drop is reduced by 45% compared
to the use of only traditional decap, corresponding to an increase in the effective decap of
approximately 8X.
In Chapter VII, we present three digital circuit techniques for inductive supply-noise
suppression. The presented techniques effectively suppress supply noise caused by rapid
current transients or due to resonance. The charge-injection-based active decoupling tech-
nique uses a nominal active supply and an active decap bank to inject extra charge into the
power grid in case of an undershoot. This technique provides as effective decap of 10.5X
(for a 10% supply regulation tolerance), does not require any high-voltage supplies and
obviates the need for thick oxide (thick-ox) devices. Furthermore, the active decap acts as
passive when the supply voltage is within the pre-specified safety bounds. The high-volt-
age charge pump based active circuit uses a high-voltage charge pump to dump extra
charge into the power grid during excessive undershoots. The high-voltage shunt supply26
based active circuit connects the regular nominal-supply power grid directly to an external
high-voltage supply whenever an undershoot is detected, thus damping the transient
response of the supply network. We also present a fully-digital on-chip oscilloscope which
is more power efficient than a conventional supply drop monitor. All of the proposed cir-
cuits were implemented in a test-chip, fabricated in a 0.13µm, triple-well CMOS process.
Measurement results demonstrate that the three active supply-noise suppression tech-
niques suppress the inductive supply fluctuation by 57%, 33% and 43%, respectively for a
step load-current. During resonance, the supply fluctuation is suppressed by 75%, 43%
and 45%, respectively by the three proposed circuit techniques. The performance of the
proposed active circuit techniques was validated with the V-I converter-based drop detec-
tor circuit, the proposed on-chip oscilloscope and by direct on-chip probing of Vdd and
Vss metal lines.
In Chapter VIII, we summarize our contributions and discuss the future work.27
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CHAPTER II
  VECTORLESS ANALYSIS OF SUPPLY-NOISE INDUCED 
DELAY VARIATION
2.1  Introduction
Power supply networks are essential in providing the devices on a die with a reliable and
constant operating voltage. Due to the resistance and inductance of the on-chip and pack-
age supply networks, the supply voltage delivered to various devices on a die is non-ideal
and exhibits both spatial and temporal fluctuations. In today’s high-end designs, it is not
uncommon for the supply network to conduct hundreds of Amperes of total current [75].
As semiconductor technology is scaled down and the supply voltage is reduced, the total
current that must be supplied by the power network is expected to increase even further,
making it more difficult to meet stringent supply-integrity constraints. In particular, the
Ldi/dt voltage drop is expected to become more prominent as it increases with both
increasing current demand and higher clock frequency [69]. Furthermore, IR drop and
Ldi/dt drop interact in a non-trivial manner and total maximum drop is not always the sum
of the two individual maximum voltage drops. With decreasing supply voltages, the gate
delay is becoming increasingly sensitive to supply-voltage variation as the difference
between the supply voltage and the threshold voltage is consistently reduced. With ever
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diminishing clock-cycle times, accurate analysis of the impact of supply voltage on circuit
performance has, therefore, become a critical issue.  
Power supply variation can impact the circuit delay in two ways: First, a reduced supply
voltage lessens the gate drive strength, thereby increasing the gate delay. Second, a differ-
ence in the supply voltage between a driver/receiver pair creates an offset in the voltage
with which the driver/receiver gates reference the signal transition. This has the effect of
creating either a positive or negative time shift in perceived signal transition at the
receiver gate. This dual nature of the impact of supply voltage on circuit delay was
observed in [16], and complicates the generation of simulation vectors that maximize the
delay along a particular circuit path. Increasing the voltage drop at a particular location
may worsen the delay of one gate while improving the delay of another. Therefore, a vec-
tor must be determined that results in an optimal combination of these often conflicting
goals of introducing both reduced drive strengths and supply voltage shifts such that over-
all circuit delay is maximized.
 Traditionally, the impact of supply noise on delay has been accounted for by reducing
the operating voltage of all library cells by the worst-case supply-voltage drop during
library characterization. This assumes that the expected worst-case voltage drop occurs at
all places in the design. This yields a very conservative analysis since, in practice, the
worst drop is localized to a small region at any one point in time. On the other hand, this
approach ignores the impact of voltage shifts between driver/receiver pairs, thereby possi-
bly underestimating the worst-case delay in certain situations.
In this chapter, we present two approaches for analyzing the impact of supply variations
on circuit delay. The proposed approaches are vector-less, allowing for efficient analysis,
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and address both IR drop and Ldi/dt drop effects. The first approach is a path-based
approach which computes the maximum possible delay of a path in the circuit in presence
of supply variation. The second approach is a block-based method which does not require
apriori knowledge and enumeration of the critical paths in a circuit. The proposed
approaches use a quadratic gate-delay model. We formulate the task of determining the
worst-case impact of supply noise on delay using a constrained non-linear optimization
problem where the currents of the different logic-blocks are the optimization variables.
Linear constraints on block-currents are then formulated for the total power consumption
of the chip and for individual block-currents. Constraints between currents of different
blocks or a single block in consecutive clock cycles can be incorporated to account for any
spatial or temporal correlations that exist between circuit blocks. The proposed
approaches have the advantage that accurate constraints can be extracted from extensive
gate level simulation data that is readily available during the design process, thereby sig-
nificantly improving the accuracy of the analysis while avoiding the need for lengthy and
time-consuming power grid simulation. The proposed methods were validated on
ISCAS85 benchmark circuits, including a power grid from an industrial processor design,
and demonstrate a significant reduction in pessimism during worst-case circuit-delay
computation.
The remainder of this chapter is arranged as follows. Section 2.2 describes the gate-
delay model for delay variations with respect to supply-voltage fluctuations. Section 2.3
presents the voltage-drop sensitivity computation while Section 2.4 presents the con-
straints on block-currents and a method to incorporate current correlations. Section 2.5
and Section 2.6 present the path-based and the block-based formulations respectively for
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maximizing the impact of supply-voltage fluctuations on delay. Section 2.7 presents the
experimental validation of the proposed approaches and conclusions are presented in Sec-
tion 2.8.
2.2  Delay model for supply fluctuations
In this section, we model the impact of supply-voltage variations on delay. Since the
supply-voltage variations in a power grid are typically very slow compared to the transi-
tion time of a switching gate [11], we can make the simplifying assumption that the supply
voltages are constant during a switching transition. From the perspective of the circuit
delay, we are therefore concerned with the impact of fixed voltage offsets from the nomi-
nal Vdd and Vss voltages on the delay of a circuit. Note however that dynamic IR drop and
Ldi/dt drop effects will be the cause of these voltage offsets.
A voltage drop at a power-supply point can impact the delay of a gate through one of the
following two mechanisms: 
1. A decrease in the Vdd voltage or an increase in the Vss voltage at the gate under consid-
eration decreases the locally observed supply voltage of the gate and will reduce its
drive strength and hence increase its delay. The worst-case voltage drop is typically
localized to a small region in the chip. Hence, only a few gates in a path will typically
be operated with a worst-case drive strength. Gates with higher local supply voltage
therefore compensate for the increased delay of gates with reduced local supply voltage
in the path, and a global analysis of the impact of supply voltage on the path delay is
therefore required. 
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2. A relative shift in the Vdd or Vss voltages between the driver and receiver gates of a
signal net can introduce a voltage offset that will impact the delay of a gate. This is
illustrated in Figure 2.1 where the Vss voltage of the receiver gate is increased relative
to the Vss voltage of the driver gate. Since the input signal has a rising transition, the
NMOS transistor of the receiver gate senses the input voltage relative to the local Vss
voltage level. The shown voltage shift therefore results in an effective (negative) noise
voltage at the receiver gate input that increases the delay of the receiver gate. Note that
a shift in the supply voltage impacts the rising and falling transitions of a gate in oppo-
site ways, meaning that an increase in the Vss voltage from driver to receiver results in
an increased delay for a rising input transition while an increase in the Vdd voltage
improves the delay for a falling input transition.
The relative shift in supply voltage between the driver and receiver gates is likely to be
larger if the gates are farther apart. Therefore, nets that transmit signals across the chip
will have a higher likelihood of shifts in supply voltage between their driver and receiver
pair and hence are more susceptible to power grid noise. The relative magnitude of the










above two mechanisms depends on the input slope and output loading of a gate. The sensi-
tivity of gate delay to driver-strength reduction will increase with output loading, while
the sensitivity to voltage shifts will increase with slower input signal-transition times.
In order to maximize the delay of a path, it is necessary to induce voltage drops in the
supply network such that the delay of each gate is increased through both mechanisms:
reduction of driver strength and voltage shifts between successive gates in the path. A pos-
sible voltage assignment that maximizes the voltage shift between consecutive gates in a
circuit path is shown in Figure 2.2. However, this assignment does not reduce the drive
strength of each gate by the maximum possible amount. Furthermore, this assignment may
not be feasible for grids where Vdd-drop and Vss-bounce are tightly correlated with each
other. Maximizing the delay through reduced drive strength and through voltage shifts
therefore, requires conflicting voltage assignments that cannot be realized simultaneously.
Figure 2.2. A path in a power supply network with worst-case voltage shifts causing 
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A worst-case realizable voltage assignment that maximizes the overall path delay will
depend on the specific conditions of the gates and their sensitivities to the different volt-
age-drop phenomena. 
We now present our model for the dependence of the delay of a single gate on the volt-
age drops at that gate and at its preceding gate. We consider the delay of a gate G, shown in
Figure 2.3(a), with local supply voltages Vddg and Vssg and supply voltages Vddin, Vssin at
the preceding driver gate. As shown in Figure 2.3(b), the propagation delay τ between the
input and output transitions of a gate is measured at 1/2 the nominal supply voltage point
to ensure a common reference between successive gates. The delay of the receiver gate
depends on the Vddg and Vssg voltages at the receiver gate itself, the voltages Vddin, Vssin











Figure 2.3. A driver-receiver pair in a non-ideal supply network (a), propagation 



















common reference for transition time, we again define the transition time tr of a signal as
the time between the 10% to 90% crossing of nominal supply voltage for an equivalent
full-swing transition, as shown in Figure 2.3(c). Given the signal transition at the output of
gate G, and given the local transition time tr’, measured between 10% to 90% of the local
supplies Vss,g to Vdd,g, the equivalent full-swing transition time tr is computed as follows: 
(EQ 2.1)
For a given input transition time and output slope, the delay and transition time at the out-
put of gate G are expressed as follows: 
(EQ 2.2)
(EQ 2.3)
where, τ and tr are the propagation delay and output transition time of gate G.
In general, f and g are non-linear functions of their variables. However, the voltage drop
in a power grid network is restricted and is typically within the range of % of the
nominal supply voltage. It was observed in [1] that within this range, the delay of a gate is
close to a second degree polynomial. Figure 2.4 shows the rise and fall delays of an
inverter in 0.13μ technology as Vddg, Vssg, Vddin and Vssin vary by %. The delay
curves in Figure 2.4 show that functions, f and g can be accurately modeled as second
degree polynomials for reasonable supply voltage variations. We therefore express the
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where ΔVddg, ΔVssg, ΔVddin, and ΔVssin are the deviations of the four supply voltages
from their nominal values, τ0 is the propagation delay with nominal supply, tr0 is the out-
put transition time with nominal supply and Ω is the sample space of all possible values of
αi, βi, δi and γi..
Traditional standard-cell libraries are composed of two dimensional tables with table
entries representing delay and transition times for different load and transition-time com-
binations. We modify the library to incorporate the coefficients ki and li in place of a fixed
delay entry. For a given set of transition time, load and supply voltages at a gate and its
Figure 2.4. Variation of rise/fall propagation delays of a gate 
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driver, the delay is computed appropriately using EQ 2.4 and EQ 2.5. Each set of load/
transition time combination corresponds to a fixed set of coefficients ki and li which are
obtained by performing multiple linear-regression analyses where each gate is simulated
over a range of supply-voltage variations and rise/fall transition changes. Figure 2.5 shows
the error distribution of delay modeling for 0.13μ standard cells used in our experiments
(inverters, nands, nors, xors, xnors, buffers of four different drive strengths) for different
sets of input-slope, output-load and supply-drop combinations. The total size of the sam-
ples used in error validation exceeded 35,000. The model has the maximum error of
4.33% and 6.92% for delay and output transition time, respectively. The errors in propaga-
tion delay and transition have the standard deviation of 0.56% and 0.65%, respectively. 
The input transition time at a gate G is a function of the supply voltages at the gates
prior to gate G. In other words, a drop in supply voltage at a gate may impact its output
transition time, and thus, the delay of all the downstream gates in the path. For now, we
assume that the transition time of the input to a gate is independent of supply drop and
equal to the transition time with nominal supply voltage. How to take into account the
changes in transition times in the analysis will be discussed later in Section 2.5.
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Figure 2.5. Library-characterization error for delay and transition time for 
more than 35,000 sample points
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2.2.1  Path-based circuit-delay model
We now consider the variation of the delay, ΔτPath of a circuit path due to supply-volt-
age variations at different supply connections along a path, as shown in Figure 2.2. Using
EQ 2.4 and EQ 2.5, the change in the delay of a path consisting of N gates, numbered in
topological order, is given by:
(EQ 2.6)
,  and 
where τpath0 is the path delay with nominal supply at all the gates constituting the path;
kn,i, ln,i are the delay coefficients of gate n;  ΔVddn, ΔVssn are the supply voltages at gate n. 
For simplicity of our discussion, we assume an ideal transition between 0V and nominal
Vdd at the primary input of the path, and hence, ΔVdd0 = ΔVss0 = 0. However, the analysis
can be easily extended to account for non-ideal primary-input signal transitions also. 
 EQ 2.6 models the change in the delay of a path as a linear function of supply voltages
at the individual gate connections. In the next section, we express these supply voltages as
a linear function of block-currents and formulate the problem of maximizing the delay of a
path as a quadratic optimization problem.
2.3  Voltage-drop sensitivity computation 
The power supply network of a chip consists of the ideal supply voltage sources, power
and ground wires modeled as a linear RLC network, time-varying current sources repre-
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senting switching transistors and decoupling capacitances. A design can consist of mil-
lions of transistors forming a sea of gates. Simulation of a power supply network at the
transistor level is not feasible even for moderate sized designs. In block-based power grid
simulation, this sea of gates is grouped into large circuit-blocks and the minimum and
maximum currents of each circuit-block are obtained using Powermill or Verilog simula-
tions or estimated on the basis of a previously fabricated part. During early-mode power-
grid analysis, detailed information about the distribution of total current within a circuit-
block may not be available. Hence, we make the simplifying assumption that the total cur-
rent in a circuit block is evenly divided among its power-supply points. This has the
advantage that the voltage sensitivities can be computed with respect to the total current of
a circuit-block, instead of with respect to each individual current-source point in a circuit-
block. This therefore greatly reduces the number of optimization variables in our formula-
tion and improves its efficiency.
When selecting circuit-blocks, it is therefore important that each block be sufficiently
small to ensure that the spatial distribution of the currents within a circuit-block does not
significantly impact the voltage response. For high-performance processors, with tight and
uniform supply grids over multiple layers of metal, the spatial distribution of the total
block-current is typically not significant for moderate size blocks. However, if the block
size is deemed to be too large, blocks can be partitioned to obtain finer current granularity
without modifying the analysis method. Also, the proposed approach can be extended for
non-uniform current distributions if necessary. It is also desirable that circuit-blocks are
selected such that their currents are independent, reducing the need to incorporate con-
straints between the currents of different blocks in the delay-maximization formulation.
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The model of the power supply network consists of RLC elements, ideal time-varying
current sources and ideal voltage sources. We are interested in the sensitivity of voltage
variations at the supply points of logic blocks to the block-currents. Thus, the simplified
linear model of the power supply network can be considered as a linear system with time-
varying block-currents as inputs and voltage variations at the supply connections as out-
puts (Figure 2.6(a)). This system has the impulse-response function given by a matrix
H(t), whose element at row b and column n denotes the impulse response at node n due to
current block b. Since the system is linear, the voltage response at node n, Vnb(t) due to
any current waveform of block b, ib is given by convolution as follows:
(EQ 2.7)
where, hnb(τ) is the impulse response at node n due to the excitation at block b.
If the total number of blocks in the design is B, then the voltage response at node n due






















For static or DC-only power-grid analysis, the impulse response hnb(t) is a DC value.
There are many ways of computing the impulse response hnb(t) at a node n due to a block
current ib. For static analysis, the sensitivity can be computed using the inverse of conduc-
tance matrix as follows:
(EQ 2.9)
(EQ 2.10)
where, G is the conductance matrix of the grid and consists of nodes of both the power and
the ground grid; I is the vector representing currents between the power and the ground
grid and ideal voltage sources; V is the voltage drop at the power and the ground nodes.
However, since we are also interested in dynamic power-grid analysis where block-cur-
rents can vary with time, we first obtain the step response at node n by applying a unit-step
current at all the supply nodes of block b and simulating the grid. In this work, we distrib-
ute each block’s current evenly among all its supply nodes. However, if the block-current
distribution among its supply nodes is known beforehand, unit-step response for the block
can be appropriately distributed among its supply points. The unit-step response at all the
nodes is discretized with a sufficiently small time-step Ts and then numerically differenti-
ated to obtain the impulse response for the block. A key characteristic is that for typical
grids, the unit-step response dampens out quickly (within K time steps) and the grid needs
to be simulated only for a small period of time. Given a sufficiently fine grain discretiza-
tion and sufficient simulation length of the unit-step response, arbitrary accuracy can be
obtained. Any time-varying current waveform can be discretized by the time step Ts as











shown in Figure 2.6(b). We can, therefore, compute the response of any node in the net-
work due to an arbitrary current source ib(t) using a single simulation of a unit current
pulse and combining the scaled and shifted versions of this response.
After representing the voltage drops as a linear function of block-currents using EQ 2.8,
we construct the constraints on block-currents. The block-currents as the optimization
variables and the generation of constraints are discussed in the next section.
2.4  Block-current constraints
For dynamic IR or Ldi/dt analysis, the voltage drop in a time-step depends on the cur-
rents drawn in K previous cycles, where K is the number of time-steps after which the
impulse response for all the block-currents have attained a steady-state value. Any switch-
ing activity which has happened more than K time-steps prior to the time-step of interest
has no effect on the voltage drop and hence, has no effect on the change in delay during
the time-step of interest. In all,  optimization variables need to be introduced where
K is the number of variables for each block-current. 
The block-currents, which are the optimization variables, are constrained by three sets
of constraints. The first set of constraints states that, in each time-step, the current of a
block must have a value between its maximum and minimum possible value. In this work,
we assume that the minimum and maximum currents of logic-blocks are known by means
of simulation or based on the estimate based on a prior manufactured part. The constraint
on current of each block b in every time-step k is bounded as follows: 
(EQ 2.11)
B K⋅
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where, ib[k] is the value of the current of block b in time-step k; ib,min and ib,max are lower
and upper bounds on the current of block b; and K is the number of time-steps in the
impulse response of the linear power-grid system. 
We further constrain the sum of all block-currents to not exceed the peak current con-
sumption of the chip. The upper-bound on the total chip-current is likely to be much
smaller than the sum of the individual maximum of block-currents because all the logic-
blocks are not likely to switch with maximum capacity at the same point in time. Hence,
placing this constraint on the total chip-power consumption significantly aids in reducing
the pessimism of the analysis. The second set of constraints forces an upper-bound on the
total current of the chip in every time-step. This states that, while individual blocks may
vary dramatically from cycle-to-cycle, the total power of the chip typically has a well
known maximum current consumption. The constraint on peak power consumption of the
chip is expressed as follows: 
(EQ 2.12)
where, ib[k] is the current of block b in time step k; Ipeak is the peak current consumption
of the chip and B is the total number of logic-blocks in the design. The upper-bound on the
total current can be computed using either chip-level Verilog simulation or by scaling the
maximum power of a similar design in an older technology. 
EQ 2.11 and EQ 2.12 express simple constraints on the current of individual blocks or
the total current of the processor as a whole. However, in most processor designs, correla-
tions between the currents of different blocks or between currents of a block in consecu-
tive clock cycles will also arise. For instance, positive correlation between the current of





two pipeline stages can arise when data is passed from one pipeline stage to the next, or
negative correlation may exist between the currents of two circuit blocks that operate
mutually exclusively. A third set of constraints is enforced on block-currents to capture
any such correlation between logic blocks.
We therefore propose to incorporate linear constraints in the formulation to express such
correlations. It should be noted that the delay-maximization formulation is conservative,
meaning that it will overestimate the change in delay due to supply-voltage fluctuations.
This is the result of the optimization formulation, which automatically maximizes the
delay change within the bounds of the provided constraints. Incorporating additional con-
straints in the analysis is therefore an effective method to reduce the conservatism of the
analysis. 
Any linear constraint can be represented in the proposed formulation and a number of
different approaches for automatically generating such constraints can be used. In this
chapter, we propose the use of gate-level power-simulator, such as a Verilog-based simula-
tor, to extract correlation constraints. By simulating a large set of chip-level simulation
vectors, the correlation between the current of different blocks in one clock cycle or
between currents of blocks in different clock cycles can be observed and can be repre-
sented using linear constraints. 
In Figure 2.7(a), we show an example of the correlation between the currents of a Multi-
plier and an ALU block in an Alpha processor. The X-axis of the scatter plot corresponds
to the current of the Multiplier block and the Y-axis corresponds to the current of the ALU.
The entire processor design was simulated, and the current of the ALU and Multiplier
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blocks were computed using pre-characterized power data in the cell library. Each point in
the scatter plot represents a simulated clock cycle. Since the Alpha processor is a single-
issue machine and was designed with clock gating for reduced power consumption, the
multiplier and the ALU block cannot be active in the same clock cycle. This negative cor-
relation is evident from the L-shaped scatter points in Figure 2.7(a). To express this corre-
lation in the delay maximization formulation, we generate the linear constraint as shown
by the solid line in Figure 2.7(a) and expressed it with the following inequality: 
(EQ 2.13)
where, imult[k] and iALU[k] are the currents of multiplier unit and rest of ALU respectively
in time step k. It is clear that the constraint in EQ 2.13 will reduce predicted delay increase
of the analysis by preventing the Multiplier and the ALU from simultaneously exhibiting
their maximum current values. 
An example of a correlation between currents in different clock cycles is shown in Fig-
ure 2.7(b), where the current of the instruction-fetch stage in cycle t is plotted against the
current of the instruction-decode stage in cycle t+1. Since data is passed from the instruc-
tion-fetch stage to the instruction-decode stage, a correlation can arise, as is visible from
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Figure 2.7. Correlation between Multiplier and ALU block-currents (a) and  
correlation between IF-stage in cycle t and ID-stage in cycle t+1 (b)
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the scatter plot in Figure 2.7(b). In this case, the correlation is captured using two con-
straints and expressed as follows: 
(EQ 2.14)
(EQ 2.15)
where, iIF[k] and iID[k] are the currents of instruction-fetch unit and instruction-decode
unit, respectively, in time step k. 
Although in this chapter, we manually extract constraints from the correlation data, it is
clear that such constraints could be easily generated automatically by observing the cur-
rent trace of blocks and finding a polyhedron that encompasses all generated current
points. The use of gate-level power simulation has the advantage that very extensive suites
of test vectors are readily available and block-current data can be obtained from them with
minimum overhead during the design process. Also, gate-level simulation is typically per-
formed for many millions of clock cycles. The proposed approach allows realistic con-
straints to be extracted, based on extensive simulation data. The approach obviates the
need to simulate the power grid with long patterns of input vectors. In the next section, we
finalize the overall path-based delay-maximization formulation.
2.5  Overall path-based delay-maximization formulation
This formulation requires the enumeration of critical paths in the circuit and application
of the formulation on a path-by-path basis. The overall path-based delay-maximization
problem is stated as follows:
1.7iIF k[ ] iID k 1+[ ] 3.5≤+
9.6iIF k[ ] IID k 1+[ ] 14.4≤+
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maximize           
(EQ 2.16)
       s.t.   (EQ 2.17)
             (EQ 2.18)
 (EQ 2.19)
(EQ 2.20)
and other block-current correlation constraints
EQ 2.16 maximizes the sum of the delay of gates in a path, numbered in a sequential
manner from 1 to N. ΔVddn, ΔVssn are the power-supply drop and ground bounce respec-
tively in the supplies of gate n. EQ 2.17 and EQ 2.18 express the power-supply drop and
ground bounce in the supplies of a gate n as a function of currents, ib, of each block b. hnb-
Vdd[k] and hnbVdd[k] are the impulse responses at time-step k in the power and ground grid
respectively at node n due to a current excitation at block b. EQ 2.19 and EQ 2.20 are the
constraints on the block-currents in each time-step k. Additional correlation constraints on
block-currents can be incorporated in the formulation as explained in Section 2.4. 
The input transition time at any gate n in a circuit is a function of the supply voltages at
its preceding gates. It is possible that the supply voltages at the preceding gates affect
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dent on its input transition time and should, therefore, reflect the changes in input transi-
tion time. In other words, the delay coefficients for delay and output transition time for a
gate j in EQ 2.4 and EQ 2.5 are a function of input transition time, which can vary depend-
ing on the supply at the prior gates. In our experiments, we observed that representing the
delay coefficients as a function of input transition time leads to significant additional com-
plexity of the non-linear solver used for delay-maximization formulations. Instead of add-
ing this extra complexity, we propose a simple iterative approach (Figure 2.8) for delay
correction due to changes in transition times. Given a critical path, the path delay is, first,
formulated using the impulse responses of the grid and gate-delay characterization as a
function of supply voltages. Next, a quadratic-programming solver (QP solver) is used to
obtain the set of currents resulting in largest path delay. The new transition time of all the
signals along the path computed based on these set of currents and the path delay are
reformulated with the updated transition times. The new formulation is again solved and
the iterations continue until the change in maximum delay from the previous iteration is



















Figure 2.8. Path-based delay-maximization accounting for transition-time 
variations
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Next, we present the block-based circuit-delay maximization problem which can work
in conjunction with static timing analysis and does not require enumeration of critical
paths. 
2.6  Block-based circuit-delay model
The worst-circuit-delay computation problem is expressed in terms of arrival times at
the gates. Computing the worst-case delay of a circuit involves determining the worst-case
critical path under supply variations in the design and maximizing its delay. The arrival
time at the output of a gate itself involves a max function. This max function renders the
optimization problem non-convex and does not allow it to be solved directly using a con-
vex-optimization-based non-linear-programming solver (NLP solver). We therefore show
how the max operations can be eliminated by the introduction of slack variables with addi-
tional constraints, allowing the use of standard NLP optimization methods. 
Consider a combinational circuit with s primary inputs (PIs), t primary outputs (POs)
and n gates or wire segments. The power and ground supplies at a gate i are denoted as
Vddi and Vssi respectively. Two fictitious nodes src and sink are added to the circuit. All





























the primary inputs are connected to the src node and all the primary outputs are joined
together to form the sink node. The sink node connecting all the POs is labeled as node 0
and all other gates are numbered in the reverse topological order [14]. The arrival time at
the output of a gate i is denoted by ai. For , let input(i) be the set of indices of
gates driving the inputs of gate i. For , let output(i) be the set of indices of
gates in the fanout of gate i. For example in Figure 2.9, s=4, n=4, t=2, input(0)={1,2} and
output(3)={1,2}. 
For brevity, we do not differentiate between rising and falling transitions in the discus-
sion although they have been taken into account in our implementation. Let τij represent
the delay of gate j from one of its inputs i and bkj denote the delay coefficients for gate j.
Then the delay-maximization problem, given the constraints on supply voltages can be
stated as follows:
maximize a0 (EQ 2.21)
    s.t.        aj = max{ai + τij}    (EQ 2.22)
                       aj = 0                                   (EQ 2.23)
  (EQ 2.24)
             τi0 = 0                        (EQ 2.25)
      and constraints on voltage drops ΔVddi, ΔVssi at gate i
The objective function is the worst-case arrival time at the output sink node. EQ 2.22,
EQ 2.23 set the arrival time at the output of each gate and the sink node. EQ 2.24
expresses gate-delay as a function of the voltage drops at the gate and its driver. The con-
straints on voltage drops at each gate as a function of currents are incorporated in a set of
additional constraints which will be discussed later in Section 2.5.
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Eliminating the max function
The delay-maximization problem described above involves the max function which can-
not be used per se for optimization purposes. A common technique is to replace the max
operation where inequalities are used in place of the max operator [14]. Although this
works for problems such as gate sizing where circuit delay is minimized, it cannot to used
in our proposed formulation for maximizing the delay because it makes the objective
function unbounded. We, therefore, propose a different method of elimination of the max
function by introduction of slack variables along all the possible input-output pairs in a
gate as shown in Figure 2.10. For instance, in an n input gate, one slack variable is intro-
duced for each possible path from inputs to output. This results in n slack variables for an
n input gate. The complexity of the modified formulation depends on the number of multi-
ple-input gates in the design. Using these slack variables, the arrival time at the output of
an inverting gate j can be stated as follows: 
         aj = ai + τij + sij      (EQ 2.26)
At least one of the slacks, sij has to be zero since at least one of the possible paths from
inputs to the output will be critical during circuit operation. Therefore, an additional con-
straint is added for each max function which ensures that at least one of the slack variables
sij is 0:




ai ak = max(ai+τik, aj+τjk)
τjk sjk
aj ak = ai+τik + sik
ak = aj+τjk + sjk
sik.sjk = 0
0 j n≤ ≤ i input j( )∈∀∧
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      , (EQ 2.27)
This additional constraint places an upper bound on arrival times aj and the modified
maximization problem can be efficiently solved using industrial non-linear solvers. The
next subsection presents the overall block-based delay-maximization formulation
2.6.1  Overall block-based circuit-delay maximization
The overall NLP formulation for the block-based circuit-delay maximization with con-
straints on block currents is expressed below:
maximize a0 (EQ 2.28)
    s.t.        aj = max{ai + τij}   (EQ 2.29)
          aj = 0                         (EQ 2.30)
   (EQ 2.31)
  (EQ 2.32)
                            (EQ 2.33)
 (EQ 2.34)
(EQ 2.35)
      , (EQ 2.36)
                      and block current correlation constraints
sij
i input j( )∈
∏ 0= sij 0≥ 0 j n≤ ≤
0 j n≤ ≤ i input j( )∈∀∧







∑+= 0 j n≤ ≤ i input j( )∈∀∧







∑= 1 n N≤ ≤







∑= 1 n N≤ ≤
ib min, ib k[ ] ib max, k 0 1…K 1–,{ }∈∀≤ ≤





i input j( )∈
∏ 0= sij 0≥ 0 j n≤ ≤
53
EQ 2.29 and EQ 2.30 state the arrival times at the outputs of the gates and the inputs
respectively. EQ 2.31 expresses gate delay as a function of the supply voltages at the gate
and its driver. EQ 2.32 and EQ 2.33 express the voltage drop and ground bounce respec-
tively at gate n. (hnbVdd[k] and hnbVdd[k] are the impulse responses at time-step k in the
power and ground grid respectively at node n due to a current excitation at block b. EQ
2.34 and EQ 2.35 represent the constraints on currents of block b in time-step k.
In order to account for the variations in transition times of the signals, as explained in
Section 2.5, we propose an iterative solution outlined in Figure 2.11. As a first step, an ini-
tial block current distribution ib which satisfies the current constraints is identified. The
constraints can be satisfied either by setting all block currents in all time steps to zero or
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Figure 2.11. Overall block-based circuit-delay-maximization flow
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then used to obtain the voltage drops, ΔVn at the supply points of the gates in the given cir-
cuit. The static timing analyzer, which has been modified to incorporate supply variations,
computes delay coefficients and slacks sij for each gate j on the basis of input transition
times and output loading. The resulting worst-case delay from the STA, based on the ini-
tial current distribution, is denoted by τSTA. The initial guess for current distribution,
along with the delay coefficients and slacks obtained from STA, are used to formulate the
delay-maximization problem as an NLP problem. NLP computes the block-current wave-
forms so as to maximize the worst-case delay of the circuit which is represented as τNLP.
This worst-case NLP delay, τNLP, is corrected to account for any changes in the transition
times by re-running STA with the new voltage-drop values computed by NLP. The delay
coefficients computed during the corrected STA are used to re-formulate the NLP for the
next iteration and the process is repeated until the corrected STA output, τcorr, is either
equal to or less than the pre-NLP delay, τsta, in each iteration.
The run-time of the NLP solver depends largely on the number of max functions for
multi-input gates in the circuit. The next subsection describes a technique to reduce the
number of inputs of a multi-input gate, thus reducing the run-time of the non-linear solver.
2.6.2  Delay-Based Circuit Pruning
Finally, we propose a delay-based circuit-pruning technique to, if possible, eliminate the
inputs of multi-input gates in the circuit. Consider a single-output, n-input gate G with
inputs numbered as 0,1...n. The arrival time at the output of this gate is the maximum of
the n arrival times through n possible paths from inputs to the output. As a first step, the
arrival times at the inputs of the gate are computed using an ideal voltage supply and the
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supply with the worst-case voltage margin. These are denoted as ai,nominal. If output
arrival time from any input under worst case voltage margin is found to be greater than the
output arrival time from all other inputs under ideal voltage supply, the input is removed
from the gate and the gate is treated as a n-1 input gate. Figure 2.12 shows an example
when input 2 of a 2-input nand gate is removed by pruning.
The next section shows the experimental results obtained on ISCAS85 benchmarks for
both static IR-only and dynamic IR+Ldi/dt power-grid analysis. 
2.7  Experimental results
The proposed approach for determining the worst-case voltage drop of a given circuit
was implemented and tested on ISCAS85 benchmark circuits synthesized in 0.13μ tech-
nology. A modified static timing analyzer was implemented in C++ and all experiments
were run on a 1GHz SUN machine with 4GB of memory. The MINOS [70] non-linear
solver, which uses the augmented Lagrangian method, was used for optimization and
AMPL [3] was used as the programming interface. The power grid for the circuits was
constructed in metal layers M2-M8 using pitches and widths of an industrial microproces-








a1,nom+τ1,nom > a2,wc+τ2,wc => prune 2
a2,nom+τ2,nom > a1,wc+τ1,wc =>  prune 1
Figure 2.12. An illustration of delay-based circuit pruning to reduce the problem size
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to obtain finer current granularity without modifying the analysis method. A partial ele-
ment equivalent circuit (PEEC)-based extraction tool was used to extract the RLC param-
eters of the grid based on the pitches and widths of an industrial microprocessor. Package
inductance and resistance of 1nH and 1mΩ were attached in series with all the C4 bumps.
In all experiments, on-die decap was distributed uniformly among the lowest metal layers
across the whole area of the die. The power supply network was assumed to consist of 10
logic blocks and the minimum and maximum currents of the blocks were generated
according to their area estimates. The current of each block was assumed to be distributed
evenly among all its supply nodes. The gates for the circuits were connected to the supply
nodes in the lowermost metal layer. In order to compute voltage sensitivities to block cur-
rents, the power grid was simulated in HSPICE with a fast current ramp (approximating a
step waveform) applied at the supply nodes constituting each block and the response is








traditional approach delay path based approach delay
block based approach 
delay HSPICE















c17 7 0.109 0.154 41.3% 0.122 11.9% 0.131 20.2% 0.22s 0.131 20.2% 0.24s 0.129 1.81%
c432 212 1.224 1.728 41.2% 1.393 13.8% 1.471 20.2% 2.31s 1.471 20.2% 2.70s 1.479 0.54%
c499 553 0.824 1.156 40.3% 0.947 14.9% 0.964 16.9% 5.54s 0.999 21.2% 25.34s 1.011 1.20%
c880 568 1.550 2.190 41.3% 1.771 14.3% 1.854 19.6% 5.32s 1.857 19.8% 9.39s 1.916 3.08%
c1355 654 1.393 1.945 39.6% 1.586 13.9% 1.632 17.1% 6.87s 1.671 19.9% 19.46s 1.696 1.45%
c1908 543 1.912 2.680 40.2% 2.183 14.2% 2.296 20.1% 5.35s 2.296 20.1% 10.25s 2.338 1.80%
c2670 1043 1.512 2.125 40.5% 1.736 14.8% 1.815 20.0% 10.24s 1.848 22.2% 30.46s 1.957 5.55%
c3540 1492 2.063 2.907 40.9% 2.353 14.1% 2.430 17.8% 9.36s 2.462 19.3% 1m57s 2.407 2.29%
c5315 2002 1.966 2.798 42.3% 2.238 13.8% 2.338 18.9% 13.03s 2.379 21.0% 3m12s 2.492 4.54%
c6288 3595 5.175 7.424 43.5% 6.016 16.3% 6.417 24.0% 21.61s 6.591 27.4% 6m19s 6.749 2.33%
c7552 2360 2.957 4.349 47.1% 3.327 12.5% 3.582 21.1% 18.27s 3.696 24.5% 7m21s 3.806 2.89%
AVG 41.6% 14.0% 19.7% 21.5% 2.5%
Table 2.1. Experimental results for DC current constraints
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Table 2.1 shows the results for the delay obtained using static power-grid analysis (IR-
drop only) where only DC current constraints are applied. Each block has a minimum and
maximum constraint on its current. There is a constraint on the peak current consumption
of the chip. Columns 1 and 2 show the circuits and the number of gates in their netlists.
Column 3 shows the nominal delay of each circuit obtained from STA. Columns 4 and 5
show circuit delay with minimum supply margin (10%) for both Vdd and Vss which is the
general method currently used in traditional STA tools to estimate supply noise induced
delay increase. The 10% margin is the worst case observed voltage drop in our experi-
ments when all block currents are allowed to switch within their bounds. Circuit delay
increases on average by 41.6% for this worst-case voltage margin. Columns 6 and 7 show
the case when the peak current is uniformly distributed among all the blocks, which causes
an increase in circuit delay by 14% on an average. Columns 8 and 9 show the critical path
delay (only the most critical path considered) and the percentage delay increment of the
circuit respectively. On average, the critical path delay is increased by 19.7%. This shows
that applying 10% voltage drop to all the gates in the circuit is very pessimistic because
worst-case voltage drop is typically localized to a small region on the die and most of the
die area may observe considerably better supplies. On the other hand, applying average
block currents underestimates the worst-case delay because it does not allow the blocks
with a higher sensitivity to circuit delay to switch with higher currents and may lead to an
under-estimation of the impact of supply noise on delay. It should be noted however, that
the over-estimation depends on the placement of the gates in the path on the chip, giving a
worse over-estimation of the delay increase for paths that are distributed over a significant
area of the die. Columns 11 and 12 show the worst case circuit delay obtained from the
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block-based formulation. On an average, the worst-case delay of the circuit increases,
using the block-based formulation, by 21.52%. Column 14 presents the worst case delay
of the circuit obtained from HSPICE when the circuit is simulated with voltage supply
waveforms obtained from block-based circuit delay maximization. The approach has an
average error of 2.5% (column 15) and a maximum error of 5.6% for the tested circuits.
Columns 10 and 13 show the run-times for the path-based and block-based formulations
respectively for each test circuit. The runtime includes the time for parsing the netlist, lev-
elizing the circuit and the iterative algorithms shown in Figure 2.8 and Figure 2.11. The
block-based circuit delay maximization, although more expensive in terms of runtime, is
more accurate in predicting the worst-case delay since it targets all the paths in the circuit
simultaneously. A path which is critical under nominal voltage supply may no longer
remain critical under supply variations if it is located in the region with lower supply drop.
On the other hand, even relatively non-critical paths can become critical if they are located
in the worst voltage drop region. Since apriori knowledge of which path will be the most
critical under worst-case supply fluctuations is difficult, the path-based formulation under-
estimates the circuit delay in certain test-cases.
To test the quality of the NLP solutions obtained from block-based formulation, 50,000
random runs were performed on all the test circuits. Currents for all the logic blocks were
generated randomly so as to strictly meet the peak current consumption constraint:
Table 2.2 compares the worst-case delay obtained from block-based NLP with the delay






error of 0.87%. Additionally, the delay estimated by the block-based formulation was
always greater than the delay obtained from random simulations. This indicates that the
block-based NLP result is likely to be near the global maximum for circuit delay. Figure
2.13 plots the delay distribution obtained from 50,000 random runs of circuit c880. Every
random run strictly met the current constraints and hence lies in the feasible region of the
block-based NLP. The arrows in Figure 2.13 show the nominal delay, delay obtained from
ckt delay (ns) random runs
delay (ns)
NLP %diff
c17 0.131 0.131 0.00%
c432 1.467 1.471 0.27%
c499 0.998 0.999 0.10%
c880 1.854 1.857 0.16%
c1355 1.667 1.671 0.24%
c1908 2.288 2.296 0.35%
c2670 1.832 1.848 0.87%
c3540 2.453 2.462 0.37%
c5315 2.379 2.379 0.00%
c6288 6.572 6.591 0.29%
c7552 3.693 3.696 0.08%
AVG 0.25%
Table 2.2. Random-run comparison with NLP
Figure 2.13. Comparison of block-based NLP with random runs for c880





















average uniform block currents and the worst-case delay obtained from optimization.
Table 2.2 shows that the worst-case block-based NLP delay for every circuit is always
greater than the worst case delay obtained from random runs in all the circuits, showing
the effectiveness of the approach. The plot also shows that there is a significant probability
of obtaining a delay increase that is very close to the value obtained by the block-based
NLP analysis.
The proposed approach was also tested for the dynamic case when the currents drawn
by the logic blocks vary with time so as to maximize the worst-case circuit delay. In the
dynamic scenario, the delay of a circuit in a given cycle depends not only on the values of
currents in the current cycle, but also on the history of currents in the previous K cycles/
time-steps where K is the total number of cycles/time-steps in the impulse response of the
linear power grid system. Figure 2.14 shows the step response at a node due to four differ-
ent block currents. Assuming the operating frequency to be 1GHz, the step response is
observed to reach the steady DC state after 50 cycles. In our experiments, the time step
was taken to be one clock cycle and the delay of a circuit in a cycle depends on the activity
of block currents in prior K=50 cycles. Table 2.3 shows the worst circuit delays, run-time
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0 . 0 0
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Figure 2.14. Step response at a node due to different blocks 
(resonance frequency = 50MHz)
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and memory usage for the different benchmarks. Column 2 shows the circuit delay under
nominal supply. Columns 3 and 4 show the increase in circuit delay and percentage delay
increment when block currents are switched from zero to their respective average values
within a clock cycle. The delay of the circuits is computed in the clock cycle of the occur-
rence of the worst-case voltage drop. Columns 5 and 6 list the critical path delay and per-
centage increase in delay obtained from the path-based optimization. Worst-case circuit
delay obtained from the block-based delay maximization is shown in columns 8 and 9. On
average, the delay of the circuits was observed to increase by 32.87%, demonstrating the
need to incorporate the Ldi/dt drop while estimating the increase in circuit delay due to
supply fluctuations. Columns 7 and 9 present the runtimes for the path-based and block-
based formulations respectively, demonstrating again that the block-based approach,
although more expensive, is more accurate in predicting the worst circuit delay. Since it is
difficult to ascertain apriori which path will be the most critical under worst-case supply
fluctuations, the path-based formulation underestimates the circuit delay in certain cases.






from zero to avg. path based approach delay block based approach delay
delay(ns) %incr. delay(ns) %incr. run time delay(ns) %incr. run time
c17 0.109 0.129 18.35% 0.145 33.03% 0.31s 0.145 33.03% 0.32s
c432 1.224 1.441 17.73% 1.616 32.03% 3.65s 1.616 32.03% 7.54s
c499 0.824 0.973 18.08% 1.004 21.84% 20.01s 1.089 32.16% 44.21s
c880 1.550 1.823 17.61% 2.009 29.61% 35.27s 2.034 31.22% 41.05s
c1355 1.393 1.639 17.66% 1.747 25.41% 31.66s 1.826 31.08% 70.21s
c1908 1.912 2.268 18.62% 2.524 32.00% 23.50s 2.524 32.00% 40.95s
c2670 1.512 1.783 17.92% 1.972 30.42% 37.57s 2.010 32.94% 2m11s
c3540 2.063 2.422 17.40% 2.683 30.05% 51.70s 2.755 33.54% 5m08s
c5315 1.966 2.333 18.67% 2.593 31.89% 52.48s 2.627 33.62% 11m05s
c6288 5.175 6.225 20.29% 6.878 32.91% 2m11s 7.089 36.99% 33m51s
c7552 2.957 3.497 18.26% 3.804 28.64% 50.19s 3.932 32.97% 26m54s
AVG 18.24% 29.80% 32.87%
62
Figure 2.15 shows the total time-varying chip current obtained after the block-based
NLP maximizes circuit delay at t=50ns. It is interesting to observe that the total current of
the chip oscillates between the minimum possible current to the maximum possible cur-
rent with a frequency of 50MHz, which matches exactly to the resonance frequency of the
step response as shown in Figure 2.14. Hence, the NLP has naturally captured the innate
behavior of the system. The total current gets distributed among the individual blocks
based on the sensitivities of the supply nodes of the circuit and the dependence of circuit
delay on the supplies at different nodes in the power grid. 
Table 2.4 shows reduction in run-time of the block-based formulation due to circuit
pruning. A worst-case voltage margin of 10% was assumed for pruning. Column 2 and 3
show the number of nets removed and percentage reduction in the pruned circuits. The
run-time of the implementation (including pruning time) of the proposed approach on the
pruned circuits is shown in column 5. Column 6 shows the reduction in runtime for the test
circuits after pruning, which is 47% of the intial runtime on average. The computed worst-
case delay was identical for the original and the pruned circuit.
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In this chapter, we proposed a path-based and a block-based analysis approach for com-
puting the maximum circuit delay under power supply fluctuations. The analyses are
based on the use of superposition, both spatially across different circuit blocks, and tempo-
rally in time. The approaches are vectorless and take both IR drop as well as Ldi/dt drop
into account. The path-based approach computes the maximum possible delay of a given
critical path in the presence of supply variations, while the block-based approach does not
require apriori knowledge of the critical paths in a circuit. The delay maximization prob-
lem is formulated as non-linear optimization problem with constraints on currents of mac-
ros or circuit blocks in the design. We show how correlations between currents of different
circuit blocks can be incorporated in the formulations using linear constraints. The pro-
posed methods were validated on ISCAS85 benchmark circuits and an industrial power
supply grid, and demonstrate a significant reduction in pessimism during worst-case cir-
cuit delay computation.









c17 7 2 0.32s 0.30s 6.25%
c432 212 123 7.54s 4.65s 38.33%
c499 553 234 44.21s 20.66s 53.27%
c880 568 287 41.05s 18.46s 55.03%
c1355 654 300 70.21s 30.08s 57.16%
c1908 543 260 40.95s 21.50s 47.50%
c2670 1043 453 2m11s 49.09s 62.53%
c3540 1492 723 5m08s 2m00s 61.04%
c5315 2002 1123 11m05s 4m52s 56.09%
c6288 3595 1048 33m51s 23m06s 31.76%
c7552 2360 1085 26m54s 13m44s 48.95%
Table 2.4. Run-time reduction due to circuit pruning
CHAPTER III
  POWER-SUPPLY-DROP ANALYSIS
3.1  Introduction 
In this chapter, we propose approaches for computing the supply-voltage drop in a
power distribution network. We propose an approach for supply-drop analysis based on
constraints on block-currents as described in Chapter II. This is particularly useful in
early-mode power-grid analysis when detailed information about various block-currents is
unknown. The worst-case supply-drop computation is formulated as a linear-optimization
problem with constraints on the currents drawn by different logic blocks. The analysis
considers both IR drop and Ldi/dt drop in a power supply network and can take into
account both spatial and temporal correlations in block-currents.
We also propose an approach for the computation of statistical parameters of supply
drops (IR + Ldi/dt) at all the nodes in a power grid. The variability is defined over the
input-vector space where different vectors cause different currents to be drawn from the
power supply network. We model the currents drawn by major blocks in the design as sto-
chastic processes and extract their statistical information which includes correlations
between different blocks both in space and in time. We present an approach to propagate
this information through the linear model of a power grid and show how we can obtain the
distribution of voltage drops at any node in the grid. 64
The statistical characteristics of supply variations can be useful in a number of ways.
First, they enable the designer to identify the regions in the grid which are more likely to
fail and should be given higher priority when the grid is corrected. The probability distri-
butions of the voltage drops can also be used to obtain the distribution of the delay of gates
in the critical paths of a circuit, which can be used in statistical timing analysis to compute
the probability distribution of the circuit delay. In our analysis, we found that the occur-
rence of the worst-case drop is an extremely rare event. This demonstrates that the tradi-
tional worst-case analysis, where each gate delay is characterized with the worst-case
drop, can be very conservative and illustrates the need for a statistical power-grid analysis
approaches. A particular advantage of the proposed approach is that the statistical infor-
mation is obtained directly from block-currents and allows for very large sets of input vec-
tors to be incorporated in the analysis, which is not feasible in traditional power-grid
simulation. We implemented the proposed approach on a number of grids, including a
power grid extracted from an industrial processor design. We compared the results against
SPICE simulation and demonstrate the efficiency and accuracy of the proposed method.
The remainder of the chapter is arranged as follows. Section 3.2 and Section 3.3
describe the proposed constraint-based worst-case supply-drop analysis and the proposed
statistical supply-drop analysis, respectively. Section 3.4 presents the experimental valida-
tion of the proposed approaches and conclusions are summarized in Section 3.5.
3.2  Constraint-based early supply-drop analysis
We propose a worst-case supply-drop computation approach early in the design cycle,
when only limited information about the details of the design is available. The proposed 65
approach allows for the determination of a quick initial estimate of the worst-case drop in
early phase of a design cycle. The uncertainty in currents consumed by the logic blocks is
modeled as constraints on the block-currents. As more detailed information about the
placement of decaps, logic blocks and their current consumption becomes available in
later periods of the design cycle, the constraints are refined and used to computed the
worst-case supply drop more accurately. 
In Chapter II, we observed that a power grid can be expressed as a linear system and the
voltage response at node n due to any current waveform of block b is given as follows:
(EQ 3.1)
where, hb,n(τ) is the impulse response at node n due to the excitation at block b, ib(t) is the
current waveform of block b and Vn(t) is the voltage response at node n. If the total num-
ber of blocks in the design is B, then the voltage response at node n due to all the current
blocks acting together is the superposition of individual responses as shown below:
(EQ 3.2)
which can be discretized as:
   (EQ 3.3)
where, K is the number of time-steps before the impulse response reaches a steady state
and N is the total number of nodes in the power grid. ΔVddn is the drop in the supply volt-
age at a node n which depends on the history of block-currents in the past K time steps.
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We can obtain hb,n(τ) at a node n by simulating the grid with a unit step current at block
b and then numerically differentiating the resulting unit step response. The worst-case
supply-drop computation is formulated as a linear-optimization problem with constraints
on block-currents. The types of block-current constraints and their generation have been
described in detail previously in Section 2.4 of Chapter II. The supply drop maximization
problem at a node n in the power grid is formulated as follows:
maximize        (EQ 3.4)
          s.t.      (EQ 3.5)
 (EQ 3.6)
(EQ 3.7)
where, N is the total number of nodes in the power grid; ib[k] is the current of block b in
time-step k; B is the total number of logic blocks in the design; K is the number of time-
steps in the impulse response of the power grid; hbn[k] is the impulse voltage response at
node n, due to current of block b, in time step k; ib,min and ib,max are the minimum and
maximum current, respectively, of block b; and Ipeak is the peak current consumption of
the chip. The above described linear optimization problem can be solved very efficiently
using commercial linear programming (LP) solvers to compute the worst-case drop at
each node in the power grid.
In the next section, we describe a statistical approach to power-grid analysis.
ΔVddn
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3.3  Statistical supply-drop analysis
In this section, we present the proposed method for computing the statistical parameters
of supply voltage variations at any node in the power supply network. Figure 3.1 shows
the general flow of the analysis. A chip design can consist of millions of transistors form-
ing a sea of gates. As a first step, this sea of gates is grouped into large blocks such that
there is minimum correlation in the currents drawn by these blocks. Each block is simu-
lated using a suitable power simulator, such as PowerMill to obtain the currents drawn by
the blocks over time. Next, the mean, auto-correlation function, and cross-correlation
functions are computed for each block-current. Since the complexity of computing these
correlation functions is linear with the vector length, very large vector sequences can be
accommodated, consisting of millions of cycles or more. The power supply network is
modeled as a linear system with block-currents as stochastic processes characterized by
the extracted statistical information. We then compute the impulse response for every
node due to each block-current by simulating the power grid in SPICE or a fast linear
solver. The impulse response attains its steady state quickly and the grid needs to be simu-
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lated only for a short period of time. These impulse responses, along with the statistical
parameters of block-currents are then used to generate statistical parameters for the volt-
age drop. Initially, the block-currents are assumed to be independent and later both spatial
and temporal correlations in block-currents are incorporated in the statistical voltage-drop
analysis. Finally, we show that the voltage drops closely approximate normal distribu-
tions, allowing arbitrary confidence points on the voltage distribution to be obtained. We
now discuss each of the analysis steps in more detail.
3.3.1  Block-currents and voltages as random processes
During the operation of a chip, the blocks consume currents that vary in time. The actual
waveforms of these currents have rather complicated shapes. In order to completely ana-
lyze the behavior of a power supply network, it is required to simulate the power grid for
all possible current waveform patterns, which is clearly not feasible. Usually, power sup-
ply networks are simulated using current waveforms for only a very limited period of time
which does not guarantee that the voltage variation for all possible situations is analyzed.
In this Section, we discuss how currents are modeled as random processes characterized
by their statistical characteristics. This approach allows for very long waveforms to be
analyzed, covering a large input vector space. 
We represent each block-current as a random process ib(t). This implies that the value of
a block-current at each time point is considered a random variable and the current over
time is a random function of time. Note that the current values at different points in time
are not independent. Their values depend on their history which means that we must
account for possible correlations between current values over different time points. This 69
random variable is described by a probability density function p(ib), which in the general
case varies over time. Complete description of a random process requires specification of
joint probability density function, p(ib(t1),ib(t2),...) for all block-currents at any time which
very difficult to obtain and analyze. Our goal therefore is to compute the statistical charac-
teristics of the voltage drop only, i.e. the mean and variance (standard deviation), which
greatly simplifies the overall computation. Hence, we only need to determine the mean,
auto-correlation function and cross-correlation functions of the block-currents in order to
compute the mean and standard deviation of the voltage response at any node in the power
grid. 
The mean and variance of a random process X(t) are the expectation and the variance
respectively of the random variable obtained by observing the process at some time t. 
(EQ 3.8)
(EQ 3.9)
The auto-correlation function (or simply the correlation function) of a random process X(t)
is defined as the expectation of the product of two random variables obtained by observing
the random process at times t1 and t2:
(EQ 3.10)
The cross-correlation function of two random processes X(t) and Y(t) is the expectance of
the product of two random variables obtained by observing two processes at times t1 and t2
respectively:
(EQ 3.11)
μX t( ) E X t( )( )=
σX
2 t( ) E X t( ) μX–( )
2( )=
RX t1 t2,( ) E X t1( ) X t2( )⋅( )=
RX t1 t2,( ) E X t1( ) Y t2( )⋅( )= 70
We assume that each block-current is a stationary random process. This implies that the
statistical characteristics of block-currents do not depend on any time shift or equivalently,
the probability density functions of block-currents do not depend on any time shift. This
assumption is reasonable for currents and voltages because the only non-repeating part of
current waveforms is chip initialization which is negligibly short compared to the total
time of operation of a chip. For stationary processes all the moments do not depend on
time and the auto-correlation function depends only on time difference τ = t2 - t1. Hence,




Another reasonable assumption which significantly simplifies the analysis is to assume
the block-currents to be ergodic processes. Ergodicity implies that averaging a random
process over the sample space for each particular time (ensemble average) gives the same
result as averaging it over the time of one implementation of the random process (time
average). This assumption is justified by the fact that if a chip operates long enough it def-
initely exposes all possible operation modes and all its states. Therefore, investigating any
single waveform long enough is sufficient for predicting the statistical behavior of a chip. 
For stationary ergodic processes with an observation window , the mean and
the auto-correlation functions can be expressed as stated below:
(EQ 3.15)
μX μX t( ) E X t( )( )= =
RX τ( ) E X t( ) X t τ+( )⋅( )=
RXY τ( ) E X t( ) Y t τ+( )⋅( )=









and the cross-correlation of two random processes X(t) and Y(t) is given as:
(EQ 3.17)
The limits in these integrals indicate that these expressions are valid for a large value of
T, i.e. the observation window for the random process X(t) should be large. For our
approach, this implies that the time interval of the block-current waveforms should be suf-
ficiently large.
Now we discretize EQ3.15 through EQ3.17 for practical computation of the statistical
parameters of block-currents. Figure 3.2 shows the variation in current for a short period
of time for a block in an industrial microprocessor. The spikes correspond to periods of
high activity in a clock cycle. As a first step, this waveform is divided into small time
steps of width Δt such that there is no significant variation in block-current within a time
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Figure 3.2. Variation of a block-current with time







where K is the total number of time steps for which the waveform is observed. Similarly,
the values of auto-correlation and cross-correlation functions in time step n are computed
as follows: 
(EQ 3.19)
                  (EQ 3.20)
where, is the current of block b in time step k. Figure 3.3 shows the probability distri-
bution and auto-correlation functions for the time varying block-current shown in Figure
3.2. To compute the correlation functions for all possible values of n ( ) results
in a complexity O(K2). However, we later show that we can restrict n to values less than
the response time of the power grid without loss in accuracy, which is significantly smaller
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Figure 3.3. PDF (a) and auto-correlation (b) of a block-current
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In the next subsection, we describe the computation of mean and standard deviation of
voltage supply fluctuations, using the statistical parameters of block-currents as derived in
this section.
3.3.2  Linear system with stochastic excitations
An important property of a linear system is the fact that if we know the impulse
response function and the expectance and auto- correlation functions of a signal at the
input of linear system, we can compute the expectance and auto-correlation function at the
output of the system. The output of a linear system, Y(t) can be expressed as the convolu-
tion of impulse response, h(t) with its input random process X(t) as given in EQ3.1. Using
stationarity and ergodicity assumptions, we can average the expression over time to get
the expectance of the signal at the output of the linear system.
(EQ 3.21)
This implies that the mean of the random process at the output of a linear time-invariant
system in response to random process X(t) is equal to the mean of X(t) multiplied by the dc
response of the system. This property is useful in power-grid analysis because we can
obtain the exact value of mean of the supply voltage variations without any complex com-
putation if we know the mean of the input block-currents and the dc response of the net-
work. We simulate the power grid in order to obtain the unit step response of the system
and observe the response till it dies out and attains a steady state value. This steady state
value is the dc response of the system and can be used in computing the mean of the sup-
ply voltage fluctuations. 
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Similarly, we can compute the second moment of the random signal at the output of the
linear system using the auto-correlation function of the input signal as follows:
(EQ 3.22)
Once we determine the second moment and the mean of the output process, we can
obtain its variance using the following well known expression:
(EQ 3.23)
EQ3.21 through EQ3.23 can be used to compute the mean and variance of the voltage
drop at any node n. Let the number of blocks in the circuit be B. The voltage response at
node n due to all the current blocks acting together is the superposition of individual
responses and is given by EQ3.2. Thus the mean of the voltage response at node n is given
by,
(EQ 3.24)
For practical implementation, we can discretize this expression as follows:
, (EQ 3.25)
where M is the total number of time steps after which the impulse response hb,n remains
zero. 
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Now, we discuss the computation of variance of the voltage drop for the cases when the
block-currents are independent and when they are correlated. We also discuss the run time
complexity in both cases.
Block-currents considered independent
If the block-currents are assumed to be independent, then the second moment (variance)
of the voltage response due to all the blocks acting together depends only on the auto-cor-
relation functions of the individual block-currents and is equal to the sum of the second
moments (variances) of voltage responses due to individual block-currents.
(EQ 3.26)
We again discretize the above expression as follows:
(EQ 3.27)
where M is the number of time steps until the voltage response to the impulse current
becomes zero or the step response reaches its steady state, K is the number of time steps
used in computing the auto-correlation function of Ib(t) (the number of time steps over
which the block-currents are observed) and B is the total number of blocks. It is important
to note that the values of M and B are much less than K. In EQ3.27, we need to compute
the auto-correlation function only for time steps n before which the impulse response has
died down and is zero i.e. . Thus any temporal correlation in current waveforms,
shifted in time beyond the time period taken by the impulse response to reach its steady
state can be ignored. Hence, the complexity of computing auto-correlation functions for B
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blocks (EQ3.19) is O(KMB) which is linear in the length of a block-current waveform K
and, the complexity of EQ3.27 is O(M2B) which is independent of block-current wave-
form length. Thus, it is possible to run millions of vectors and use the statistical informa-
tion of corresponding current waveforms to obtain the statistical parameters of voltage
drop.
Block-currents considered to be correlated
If the block-currents are correlated, the second moment and the variance of the voltage
response due to all the blocks acting together depends not only on the auto-correlation
functions, but also on the cross-correlations between different block-currents. In general,
when each block-current is correlated both spatially and temporally to other block-cur-
rents, the second moment of the voltage response at any node n is given by,
(EQ 3.28)
or, (EQ 3.29)
where  is the cross-correlation function between block-currents ij(t) and ik(t). In gen-
eral, not all the blocks are strongly correlated with each other and cross-correlation of only
those blocks which have significant correlations can be considered with limited impact on
the accuracy. If each block b in the design is correlated with C other blocks, then only BC
correlations need to be considered instead of a total possible B2, where . Again,
although the complexity of computing the cross-correlation function between two wave-
forms of length K is quadratic in K, we only need values of  such that n<M. Thus,
the complexity of computing all the auto-correlations for all the blocks and cross-correla-
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tions for the possible BC combinations is O(KMBC) while the complexity of computing
the second moment from the correlation functions is O(M2BC). The overall complexity is
therefore still linear with K. 
Till now, we considered both spatial and temporal correlations in block-currents. Typi-
cally in a design, blocks will have much larger correlation in space as compared to the cor-
relation in time. If the block-current correlations in time are ignored and each block is
assumed to be spatially correlated to C other blocks, then as a special case, EQ3.29
reduces to:
(EQ 3.30)
The run time of the analysis improves in this case because now the complexity of com-
puting cross-correlation coefficient for the block-currents is O(KBC) instead of a previous
O(KMBC) for computing the auto-correlation and cross-correlation functions.
3.3.3  Voltage-drop probability distribution
The currents of a block vary in accordance to the input vectors applied to the circuit and
generally show a large variation. The shape of the probability distribution of these block-
currents is not at all fixed and may vary depending on the size of the blocks, the function-
ality of the block and various other factors. Thus we cannot definitely state anything about
the shape of the probability distribution of the current blocks. 
However, the overall voltage drop is the sum of the voltage drops due to all the current
sources acting together. The blocks have been formed such that there is minimum correla-
tion between the current of the blocks. Thus, assuming that the number of the blocks is rel-
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atively large and most of the blocks are independent from each other, the central limit
central limit theorem can be applied which states that if X1, X2...Xn are independent ran-
dom variables, then the random variable formed by summing the variables
Y=X1+X2+...+Xn has a distribution which approaches a normal distribution for large val-
ues of n. Thus, if the design is divided into large number of blocks with most of the blocks
being independent, the overall drop at any node can be approximated as having a Gaussian
distribution function. 
This means that while the proposed approach computes only the mean and variance of
the voltage drop at a particular node, the voltage distribution can be approximated as a
normal distribution. We show in Section 3.4 that the normal distribution closely fits the
exact distribution. Using a Gaussian approximation of the voltage distribution, we can
compute any desired confidence interval of the voltage drop, such as the 95% or 99% volt-
age confidence points. 
3.4  Experimental results
In this section, we present the experimental results for the proposed supply-drop analy-
sis techniques.
3.4.1  Constraint-based early supply-drop analysis
The proposed constraint-based approach for determining the worst-case voltage drop
was implemented and tested on a number of grids of different sizes for both flip-chip and
wire bond package models. Grid-1 through Grid-8 are grids of different sizes in 9 layers of
metal, generated using pitches and widths of an industrial microprocessor design. Grid-9 79
is the grid of an industrial processor, extracted using a commercial extraction tool. For
each chip, the design was partitioned into a number of blocks. The maximum and mini-
mum current of each block, and the total maximum power of the chip were then obtained
through area estimates. Table 3.1 shows the results for worst-case voltage drop computa-
tion, using the approach described in Section 3.2. We compare the obtained results with
two traditional approaches for voltage-drop analysis. In the first approach (Peak Curr)
shown in Table 3.1, all blocks are assigned their maximum switching current, so as to
draw peak simultaneously. In the second approach (Avg. Curr), we assign an average cur-
rent to each block. The last column shows the voltage drop obtained from the constrained
maximization approach, where blocks with low sensitivity will be switching with lower
currents while blocks with higher sensitivity will switch with higher currents. The current
drawn by each block will change in every clock cycle so as to maximize the voltage drop
at a given node due to both IR drop and Ldi/dt drop. Table 3.1 shows that the peak current
approach overestimates the worst-case voltage drop by a maximum of 64% and by 37%


















Grid-1 WB 1051 10 258.2 96.8 170.8
Grid-2 WB 1051 16 295.3 105.5 193.3
Grid-3 FC 1691 16 121.9 43.5 109.0
Grid-4 WB 1691 20 195.2 90.1 166.8
Grid-5 FC 2438 20 172.2 57.4 147.7
Grid-6 WB 2438 25 232.8 76.7 141.9
Grid-7 FC 3818 25 149.1 43.9 112.9
Grid-8 WB 3818 30 247.2 81.9 178.3
Grid-9 FC 157180 30 190.3 69.2 134.7 80
on average over all test cases. On the other hand, the average current approach underesti-
mates the worst-case drop by as much as 61% and by 51% on average.
3.4.2  Statistical supply-drop analysis
The proposed approach for determining the mean and standard deviation of voltage drop
was implemented and tested on a number of grids of different sizes for both flip-chip and
wire bond package models. In this case, the block-currents were known and generated by
simulating an industrial microprocessor for thousands of cycles. The statistical parameters
of the voltage drop were computed both assuming the block-currents to be independent as
well as by taking block-current correlations (spatial and temporal) into account. We dis-
cussed in Section 3.3.3 that the probability distribution function of the voltage response
was expected to be close to Gaussian if the number of blocks in the chip is large and most
of the blocks are uncorrelated. We found that this assumption held for all the grids that we
tested. Figure 3.4 shows the exact probability distribution function (PDF) of the voltage
drop at a node in a grid and its Gaussian fit, which forms a close approximation. The exact
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Figure 3.4. Probability distribution of the overall worst-case drop 81
PDF was obtained by simulating the grid with SPICE for the entire length of the current
vectors and statistically analyzing the resulting voltage drops. 
Table 3.2 shows the mean and standard deviation computed using the proposed
approach, assuming block-current independence. The 95% confident points are also
shown, obtained using a Gaussian fit of the voltage drop PDF. The maximum voltage
drop, as observed during SPICE simulation of the complete set of vectors is also shown.
Grid-1 through Grid-8 are different size grids in 9 layers of metal, generated using pitches
and widths of an industrial microprocessor design with a PEEC based extraction tool. The
metal lines in the grid are modeled as an RLC network, which consists of the self induc-
tance, capacitance and resistance of the wires. Mutual inductance of on-chip interconnects
was ignored for simplicity. Grid-9 is the grid of an industrial processor, extracted using a
commercial extraction tool and consists of over 1 million elements. I/O pads were mod-
eled using an industrial package model. It is interesting to observe that the maximum volt-
age drop is between 2.17 and 4.89 times the standard deviation higher than the mean. This
demonstrates that the occurrence of the worst-case drop is extremely rare. 
Table 3.2. Mean, standard deviation and 95% interval of the voltage drops
Grid
Grid 











Grid1 WB 3772 12 50.3 66.1 179.9,-79.3 327.6
Grid2 FC 3772 12 39.6 49.4 136.4,-57.2 281.3
Grid3 WB 7712 20 56.9 67.3 188.8,-75.0 297.1
Grid4 FC 7712 20 48.1 51.5 149.0,-52.8 169.1
Grid5 WB 17037 30 39.0 47.6 132.3,-54.3 231.7
Grid6 FC 17037 30 33.5 36.5 105.0,-38.0 186.0
Grid7 WB 32897 40 103.4 111.2 321.4,-114.6 376.9
Grid8 FC 32897 40 86.6 94.5 271.8,-98.6 292.0
Grid9 FC 157180 40 88.2 113.6 310.9,-134.5 - 82
Table 3.3 compares the mean and standard deviation of the voltage drops computed with
the proposed approach against those obtained from SPICE simulation. Grid-9 could not be
simulated in SPICE for the whole current waveforms because of its size. The mean of the
voltage drop does not depend on correlations between block-currents and is only affected
by the error due to the discretization of current waveforms. Hence, the mean computed
with the proposed method was found to be within 1% of those obtained with SPICE simu-
lation. There is some error in the standard deviation of the voltage drops since the block-
currents are assumed to be independent. As a general trend, the error reduced with increas-
ing number of nodes in the grid, which is a favorable characteristic since most industrial
grids are very large. This results from the fact that with increasing size of the grid, the
number of C4 bumps/wire bond pads in the grids increase, which attenuates the effect of
current correlations on the voltage drop. Also, wire bond chips had a greater error due to
correlation as compared to chips with flip-chip pads. The last column shows the run time
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Grid-1 50.3 66.1 50.3 78.2 15.47% 48s
Grid-2 39.6 49.4 39.6 57.8 14.53% 48s
Grid-3 56.9 67.3 56.9 79.0 14.81% 1m40s
Grid-4 48.1 51.5 48.1 60.1 14.31% 1m29s
Grid-5 39.0 47.6 39.0 54.6 12.82% 2m37s
Grid-6 33.5 36.5 33.5 40.7 10.32% 2m41s
Grid-7 103.4 111.2 103.4 123.8 10.18% 3m14s
Grid-8 86.6 94.5 86.6 103.8 8.96% 3m25s
Grid-9 88.2 113.6 - - - 3m31s 83
for finding the mean and standard deviation at a single node. This run time includes the
time to compute the mean, the auto-correlation functions of the currents and computation
of the standard deviation. Note that the required time for computing the voltage statistics
for additional nodes in the circuit would be substantially less since the auto-correlation
and the cross-correlation functions of block-currents need to be computed only once.
In Table 3.4, we show the effect of incorporating spatial and temporal correlations
between the block-currents on the run time and accuracy. We assume blocks that are close
together to have a large correlation among them and assume distant blocks to be indepen-
dent. Column 1 indicates the degree of correlation between adjacent blocks. A degree of
correlation n implies that each block-current is correlated with its n neighbors. Column 2
gives the total number of cross-correlations taken into account. We compute the cross-cor-
relation functions of a particular block with all its neighboring blocks and choose n blocks
with the largest cross-correlation coefficient. We observe that the accuracy of the compu-
tation can be improved with reasonable additional run-time.




No. of Cross 
Correlations
% Error in 
Std Dev Run Time
None 0 10.32% 2m41s
2 60 8.03% 14m53s
4 120 6.64% 24m48s
6 180 5.89% 36m36s
8 240 5.40% 51m03s
10 300 4.42% 1h9m24s
15 450 2.84% 1h37m41s 84
3.5  Conclusions
In this chapter, we presented two new approaches for analyzing the power supply drop.
The first approach conservatively computes the worst-case supply drop, early in the
design flow when detailed information of the design is not available. The second approach
computes the statistical parameters of supply voltage fluctuations with variability in
block-currents. The analyses consider both IR drop and Ldi/dt drop in a power supply net-
work and can take into account both spatial and temporal correlations in block-currents.
The analyses were implemented and tested on a number of grids, including the power grid
of an industrial processor. 85
CHAPTER IV
TIMING-AWARE DECOUPLING-CAPACITANCE ALLOCA-
TION IN POWER SUPPLY NETWORKS
4.1  Introduction
With technology scaling and decreasing supply voltage, the gate-delay is becoming
increasingly sensitive to supply-voltage variation as explained in Chapter II. Therefore, it
is extremely important to consider the effect of power-supply noise on circuit performance
and improve the robustness of the power delivery network from the aspect of circuit tim-
ing. Capacitance between the power and ground distribution networks provides local
charge storage and is helpful in mitigating the voltage drop in the presence of rapid
switching current transients. Parasitic capacitance between metal lines of the power distri-
bution grid, device capacitance of the non-switching transistors and N-Well substrate
capacitance occur naturally in a power distribution network and act as implicit decoupling
capacitance. Unfortunately, the amount of the naturally occurring decoupling capacitance
is not sufficient to meet stringent power-supply-integrity constraints and designers have to
often add substantial amount of explicit decoupling capacitance on the die at various stra-
tegic locations.
Gate capacitance of n or p type devices is normally used for the explicit decap. These
explicitly added decaps not only result in area overhead, but also increase the leakage-86
power consumption of the chip due to their gate-leakage current. With technology scaling,
gate leakage has become a significant percentage of the overall leakage and has been cited
as a significant limitation on the maximum amount of decap that can be introduced [9].
Hence, the goal of the designers is to meet the desired performance and signal-integrity
constraints with the least possible total amount of explicitly added decaps.
A number of methods have been proposed to allocate decap in order to confine the volt-
age drops in the power grid within a pre-specified bound. The decap-allocation problem
was formulated as a non-linear optimization problem in [48][73][88] with constraints on
the worst-case voltage drop. An adjoint-sensitivity-based method [28] is used in [48] and
[73] to obtain the sensitivities of decaps to the power-supply-noise metric. Decap-alloca-
tion methods tend to be computationally intensive because of expensive transient power-
grid and adjoint-grid simulations. The method in [48] proposes a partitioning-based
approach to reduce the power-grid simulation run-time during decap allocation.
The above mentioned approaches aim at reducing the voltage drop at all the supply
nodes below a certain threshold for a given total decap budget. However, in high-perfor-
mance designs, circuit performance is a more pressing concern and the above approaches,
although optimal for supply-noise reduction, may not be optimal for optimizing circuit
performance. For instance, in a logic block, only the delay of gates on the critical and
near-critical paths are of concern and the gates having larger timing slacks can afford rela-
tively higher voltage drop. To address this issue, two recent approaches [12][86] have
been proposed for timing-aware reduction of power-supply noise. The approach in [12]
requires enumeration of all critical paths and then formulates the problem as a non-linear
optimization problem. This approach is computationally intensive, requiring many87
adjoint-circuit simulations (equal to the number of gates in the enumerated paths in each
iteration) during each optimization iteration. The approach in [86] uses a prediction and
correction based algorithm for power noise reduction. In the prediction step, the amount
of decap at various locations is predicted based on switching frequency and placement of
standard cells. The correction step involves gate sizing to improve timing after placement.
However, this approach is heuristic-based and may lead to over-design in certain scenar-
ios.
In this chapter, we propose an approach that is based on static timing analysis of a cir-
cuit and does not require the enumeration of circuit paths. The approach naturally incorpo-
rates timing slacks at the gates in the decap allocation algorithm. The objective of the
proposed approach is to improve the circuit performance, given a total decap budget.
Rather than confining the voltage drop at all the nodes in a power grid within a pre-speci-
fied bound, the proposed approach automatically reduces the voltage drop near the timing
critical regions while non-critical gates may have relatively higher voltage drops. Arrival
time constraints are handled using Lagrangian relaxation and the relaxed subproblem is
solved efficiently using the modified adjoint sensitivity method. We show how the sensi-
tivities of the node voltages with respect to the decap sizes can be computed with a single
adjoint simulation, significantly improving the runtime of the algorithm. We also propose
a fast and accurate heuristic to allocate decaps for improving circuit performance. We
implemented the proposed approaches and tested them on benchmark circuits. We demon-
strate that, on average, using the global approach improves the timing delay by 10.1% or
the amount of required decap by 35.5% compared to uniform decap allocation. The results88
also show that the heuristic approach results in slightly lesser delay/ decap reduction with
significantly smaller runtimes. 
The remainder of the chapter is organized as follows. Section 4.2 presents the decap
minimization using Lagrangian relaxation. Section 4.3 presents the proposed heuristic
approach. Experimental results and conclusions are presented in Section 4.4 and Section
4.5, respectively.
4.2  Proposed global-optimization approach
A typical power supply network model of a chip consists of the ideal supply voltage
sources, power and ground wires modeled as a linear RLC network, time varying current
sources representing switching transistors and decoupling capacitances [71]. Each logic
block in the design is then simulated at nominal supply voltage to obtain the current drawn
by the blocks over time. Each block of non-linear devices is then replaced by its current
distributed among its power grid supply points. For illustration, Figure 4.1 shows a combi-
national logic circuit in a power grid consisting of two metal layers. For clarity, only the







Vdd distribution grid is shown. The ideal voltage sources, time-varying currents and
decaps are not shown in the figure. 
The objective of our optimization problem is to allocate decaps such that the circuit
delay in each clock cycle is less than a pre-specified period, T. Conversely, the optimiza-
tion can be formulated to minimize the decap allocation while meeting a specified delay
constraint. The optimization variables are the decap sizes Ci attached to the power grid
node i. We assume that the white space available for decap insertion is known. Further-
more, the proposed approach is a post-placement method and the placement information
of gates is assumed to be available. Since the voltage variations in a power grid are typi-
cally very slow compared to the transition time of a switching gate [11], we make the sim-
plifying assumption that the supply voltages are constant during the switching transition
of a gate. The next subsection describes the problem formulation for global timing-aware
decap allocation. 
4.2.1  Gate-delay model
Consider a combinational circuit with s primary inputs (PIs), t primary outputs (POs)
and n gates. The power and ground supplies at a gate i are denoted as Vddi and Vssi respec-
tively. Two fictitious nodes src and sink are added to the circuit. All the primary inputs are
connected to the src node and all the primary outputs are joined together to form the sink
node. The sink node connecting all the POs is labeled as node 0 and all other gates are
numbered in the reverse topological order. Let the arrival time at the output of a gate i be
denoted by ai. Let input(i) be the set of indices of gates driving the inputs of gate i and let
output(i) be the set of indices of gates in the fanout of gate i. 90
The delay of a gate i from one of its inputs j, Dji, and output transition time, trji, are rep-
resented as a linear function of the drops in supply voltages at the gate i and the driver gate
driving the node j. This linear approximations are accurate for power supply variations
within a range of %.
(EQ 4.1)
(EQ 4.2)
where, Dji0 is the delay of gate i from input j under ideal supply voltages; trji0 is the transi-
tion time at the output of gate i under ideal supply voltages; ΔVddi and ΔVssi are power
voltage drop and ground bounce respectively at gate i; k, l, m, n, p, q, r and s are constants
obtained by simulating the gate delay over a range of supply voltages and performing
multi-variable linear regression.
Traditional standard-cell libraries are composed of two dimensional tables with table
entries representing delay and transition times for different load-transition time combina-
tions. The cell-library is re-characterized for different input slope-output load combina-
tions to also incorporate the constants k through s along with the nominal delay and
transition time entries, Dji0 and trji0. For a given set of transition time, load and supply
voltages at a gate and its driver, the delay is computed appropriately using EQ 4.1 and EQ
4.2.
In the next section, we state the primal optimization problem (PP) for decap allocation
under timing constraints, followed by the Lagrangian relaxation formulation. The discus-
sions are focussed on the decap minimization problem with constraints on circuit delay.
10±
Dji Dji
0 kjiΔVddi ljiΔVssi mjiΔVddj njiΔVssj+ + + +=
trji trji
0 pjiΔVddi qjiΔVssi rjiΔVddj sjiΔVssj+ + + +=
j input i( )∈∀91
The problem of circuit timing improvement with constraints on total decap can be solved
in a similar manner.
4.2.2  Primal problem
The variables in the primal problem are the decap sizes Cis and arrival times at the out-
put of gates, ais. The objective of the primal problem (PP) is to minimize the total decap
area:
                                                       minimize       (EQ 4.3)
where, N is the total number of decap candidate locations. The maximum decap sizes are
bounded based on the white space available at each candidate decap-location:
 (EQ 4.4)
The constraints on arrival times, ais, are stated as follows (For simplicity in explanation,
but without loss of generality, we do not differentiate between rise and fall transitions):
                                                 
(EQ 4.5)
where, T is the pre-specified delay requirement of the given circuit. 
The delay of a gate i from one of its inputs j, Dji, are expressed as a linear function of
supply voltages as shown in EQ 4.1. The supply voltages, on the other hand, are a function
of decap sizes, and are given by the following modified nodal analysis (MNA) relation
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where, x is the vector of unknowns: node voltages, inductor currents and currents from
voltage sources; i is the vector of current and voltage sources; G and C are the conduc-
tance and capacitance matrices of the power grid; n is the simulation time; and h is the
time-step for simulation.
The primal problem is difficult to solve in the current form because of the large number
of unknowns and constraints in the problem. Also, it requires a prohibitively large number
of circuit simulations. In the next subsection, we describe the use of Lagrangian relaxation
to remove the constraints and present an efficient formulation that reduces the number of
required simulations. 
4.2.3  Lagrangian relaxation problem
Lagrangian relaxation is a standard technique to eliminate difficult constraints in the pri-
mal problem [6]. A non-negative Lagrange multiplier, λji, is associated with each input-
output pair (j,i) for gate i, and the corresponding constraint is incorporated into the objec-
tive function. For a given set of Lagrange multipliers, the problem in Section 4.2.2 can be
expressed as the following Lagrangian relaxation problem:
minimize (EQ 4.7)
          subject to:
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For a given set of Lagrange multipliers λ, the above problem has two sets of variables:
arrival times, a and decap sizes C. Kuhn-Tucker conditions [6] state that if (a*, C*) is at
the optimal solution to the above problem, then the derivative of the objective function
with respect to all the variables must be zero:
and hence, (EQ 4.8)
This condition states that at the optimal solution, the sum of Lagrange multipliers from
the inputs of a node i is equal to the sum of Lagrange multipliers emanating from node i to
all its fanout gates. Let Ωλ be the set of Lagrange multipliers satisfying the above condi-
tion in EQ 4.8. Thus, if we search the Lagrange multipliers only in the set Ωλ, we can
eliminate arrival time variables ai from the objective function. The simplified objective
function is expressed below:
obj:    (EQ 4.9)
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Thus, given the optimal value of λ, we can solve the simplified Lagrangian relaxation
problem to arrive at the optimal solution. With the simplified objective function in EQ
4.10, removal of arrival time variables and arrival time constraints, the Lagrangian prob-
lem is much easier to solve as compared to the Primal Problem. The next subsection
describes the solution of the Lagrangian problem for a given set of Lagrange multipliers.
4.2.4  Solving the Lagrangian relaxation
To solve the Lagrangian subproblem described in the previous subsection, we need to
compute the sensitivities of the objective function expressed in EQ 4.10 to decaps Ci.
Adjoint sensitivity [21] is the preferred method when sensitivity of one measurement
response to multiple parameters is required. On the other hand, the direct sensitivity
method [60] is efficient in computing the sensitivity of multiple measurement responses to
a single parameter. In our case, as shown in objective function in EQ 4.10, the sensitivity
of worst supply voltage values at each gate, to changes in all the decap sizes is required.
Thus, using either the adjoint or the direct method in its standard form will require multi-
ple power grid simulations. For instance, using the direct sensitivity method would require
N transient power simulations, where N is the number of decaps. On the other hand, the
adjoint sensitivity method would require one original power grid simulation and n adjoint
network simulations, where n is the number of gates in the combinational circuit. We
therefore use a modified adjoint sensitivity method which uses the principle of superposi-
tion and computes the sensitivities of multiple measurement variables to multiple circuit
parameters in only one adjoint simulation. Since, the objective function in EQ 4.10 is a
linear function of voltage drops at all the gate locations, the principle of superposition95
holds and the modified adjoint sensitivity method can be used to solve the Lagrangian
relaxation problem.
Sensitivity computation
We first describe the sensitivity computation of worst voltage drop, ΔVddi, at a gate i.
The power grid is simulated with a given current profile and the derivative of the voltage
waveform across all the capacitors, , is stored. The time point of the occurrence of the
worst voltage drop at the supply node of gate i is observed. Let τi denote the time of occur-
rence of the worst drop at gate i. Then, the adjoint power grid network is constructed with
all the voltage sources shorted to ground and all the current sources removed from the net-
work (refer to Figure 4.2). The adjoint network is excited backwards in time with unit
delta, δ(t-τi) current waveform applied at supply node of gate i. The voltage waveform at
all the supply nodes of all the decaps, denoted by Ψi(t) is observed. Lastly, the convolu-
tions between  and Ψi(t) provide the sensitivity of worst case voltage drop at the gate
i to all the decap sizes. Since there are n gates in the design, this method will require n dif-
ferent adjoint grid simulations, one for each gate, to compute the sensitivity of the voltage
drops at all the gates. 
However, the objective function of the Lagrangian relaxation subproblem in EQ 4.10
consists of a linear combination of voltage drops ΔVddi and ΔVssi, weighted by constants
αi and βi. As mentioned above, the principle of superposition is therefore used and all the
current excitations are applied simultaneously to the adjoint circuit. Let [τ] be an nx1 vec-





the gates. In the adjoint network, for every gate i, a current source, represented by a scaled
delta function, αiδ(t-τi) for power grid (βiδ(t-τi) for ground grid) is applied and voltages at
the decaps Ψ(t) are observed. Then, the convolutions between the derivative of voltages
across the decaps in the original grid and voltages across the decaps in the adjoint grid
provide the sensitivities. Thus, the sensitivity of EQ 4.10 to Ci is given as follows:
(EQ 4.13)
where, T is the duration of original grid simulation; i is the power grid node where decap
Ci is connected; Ψi(t) is the voltage waveform at node i in the adjoint network and Vi(t) is
the voltage waveform at node i in the original network.
Figure 4.2. Illustration of gradient computation using the modified adjoint-
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The gradients of the objective function to decap values obtained in this manner can be
used to solve the Lagrangian relaxation problem using the conjugate gradient method [6].
4.2.5  Finding the optimal λ
The previous subsection described the modified adjoint method to find the optimal solu-
tion given a set of Lagrangian multipliers λ. In this subsection, we present a method for
obtaining the optimal set of λs based on timing slacks available in the circuit. The
Lagrange multiplier λji intuitively represents the criticality of the delay of gate i from its
input j. If the circuit consists of only one prominent critical path under supply variations,
then at the optimal solution point, only the Lagrange multipliers along the critical path will
remain non-zero, while all other λs associated with the non-critical paths will be zero.
Thus, we propose to update the set of Lagrange multipliers based on the timing slack
available at each node.
At the start of the algorithm, we assume that every path is critical and as an initial guess,
all the Lagrange multipliers are non-zero and satisfy condition EQ 4.8. Then the Lagrang-
ian relaxation subproblem is solved optimally as described in Section 4.2.4 based on the
given set of Lagrange multipliers. In the next iteration, timing slack is computed at each
node in the circuit based on arrival times (AT) and required arrival times (RAT). Each
Lagrange multiplier λji is decreased in proportion to the slack available at the output of
gate i as follows:
(5)
where, λjik and sik is the value of Lagrange multiplier in iteration k; sik is the slack at the
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4.2.6  Overall optimization flow
The overall optimization flow for the algorithm is presented in Figure 4.3. We start with
all Lagrange multipliers as non-zero such that the condition in EQ 4.8 is satisfied. Then,
the Lagrangian relaxation problem is formulated and values of voltage drop coefficients αi
and βi are obtained. The voltage drop coefficients are used to provide current excitations
to the adjoint network. Convolution is performed between the original and adjoint network
waveforms to obtain the sensitivities of the objective in the Lagrangian subproblem. Using
these sensitivities, the Lagrangian subproblem is solved optimally for the given set of
Lagrange multipliers. Lagrange multipliers are then updated based on the slack available
at gates in the combinational circuit and the procedure is repeated until the convergence of
Lagrange multipliers.














Update set of λs
Decap Sizes
Convergence?
AT and RAT 
based on voltage 
drops
λ jik+1 = λ jik+1 - ρksik
Figure 4.3. Overall global-optimization flow99
4.3  Greedy path-based approach
The Lagrangian subproblem described in the prior subsections involves updating the
Lagrange multipliers in each major iteration and solving the Lagrange relaxation subprob-
lem within each such iteration. In this subsection, we present a path based greedy heuristic
to reduce the number of iterations. This approach is fast and has been found to give a
favorable trade-off in terms of run time and optimization quality compared to the optimal
results.
The optimization flow for the greedy approach is illustrated in Figure 4.4. At the start of
the optimization, all the decaps are assigned a small value. Power grid is simulated with
these decap values to obtain the worst voltage drops at all the gates in the circuit. Static
timing analysis is performed on the circuit with the voltage drops to obtain the path with
maximum delay. In the Lagrangian relaxation based algorithm, this amounts to setting all
the Lagrange multipliers to 1 in the critical path and 0 in the non-critical paths. Path delay
Figure 4.4. Optimization flow of path-based greedy algorithm
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is formulated as a linear function of voltage drops using EQ 4.1. Gradient of the path delay
to all the decaps is then computed using the results from original and adjoint grid simula-
tions. Based on the gradients, a small amount of decap ΔC is allocated in the best search
direction. The new allocated capacitance values are stamped in the MNA coefficient
matrix (G+C/h) and original grid is re-simulated to obtain the new worst voltage drops at
the gates. STA is again performed to obtain the critical path in the circuit which may have
changed due to decap insertion in the previous iteration. The process is repeated until the
decap budget has been exhausted. In every iteration, only a small amount of decap is
available to the optimizer for allocation.
4.4  Experimental results
The proposed Lagrangian relaxation-based and heuristic decap allocation algorithms
were implemented in C++ and tested on ISCAS85 benchmark circuits with power grids of
different sizes. For the experiments, two power grids, Grid1 and Grid2, consisting of 4
metal layers were constructed using pitches and widths of an industrial microprocessor in
0.13μ technology. Grid1 is a M2-M5 power grid of 700μx700μ die-area consisting of
10,804 nodes, 17,468 elements, 12 Vdd C4s and 12 Vss C4s. Grid2 is a M2-M5 1.2mm X
1.2mm grid with 17,530 nodes, 29,746 elements, 28 Vdd C4s and 28 Vss C4s. To model
package impedance, an inductance of 1nH was connected in series with a resistance of
0.1mΩ at each C4 location in the grid. The benchmark circuits were synthesized using
0.13μ standard-cell library and placed using Cadence Silicon Ensemble. Some of the
white space available was chosen to be the candidate for decap allocation and the decap in101
each candidate location was modeled as a capacitor connected to the power grid nodes
over the region. For the gates in the modeled power grid region, the peak currents were
approximated using a triangular waveform of 1ns duration. The peak currents were scaled
to cause an appreciable (~15%) voltage drop in the grid. Preconditioned conjugate gradi-
ent method was applied for optimization, using the LANCELOT non-linear solver [22]. 
Figure 4.5 shows the delay-decap trade-off curve for circuit c432 placed in test-grid
Grid1. The dotted line represents the nominal delay of the circuit under ideal supply volt-
ages. The figure shows the effectiveness of the proposed timing-aware approach in
improving the circuit delay. Table 4.1 presents the improvement in circuit delay for a fixed
decap budget. Columns 1 and 2 show the circuit name and its power grid. Columns 3 and
4 show the number of gates in the circuit and number of candidate decap locations in the
layout. The total decap budget is shown in column 5. Columns 6, 7, 8 and 9 show the cir-
cuit delay under ideal voltage supplies, delay with uniform decap distribution, delay
obtained after Lagrangian optimization and delay after application of the heuristic, respec-

















Figure 4.5. Decap area vs circuit-delay trade-off curve for c432102
tively. It should be noted that the uniform decap allocation, Lagrangian optimization and
greedy heuristic utilize the same total decap budget. The greedy heuristic-based approach
gave near-optimal results for all the circuits. Column 10 shows the percentage improve-
ment in circuit delay by Lagrangian optimization over uniform decap allocation. On aver-
age, the circuit delay was observed to improve by 10.11% for the given decap budget. The
last two columns show the runtimes of the Lagrangian-based optimization and the greedy
heuristic. The Lagrangian-based optimization, although optimal, had considerably larger
runtimes than the greedy algorithm. The Lagrangian-based optimization could not con-
verge within 4 hours of runtime for two circuits. Runtimes can be improved by using a
better non-linear solver and by accelerating the transient power grid simulations using
moment-based solvers [18].
Table 4.2 presents the comparison of total decap budget required to meet a pre-specified
timing budget using the heuristic method. Column 3 states the circuit delay with ideal sup-
ply. The constraint on circuit delay under power supply fluctuations is shown in column 4.


















grid1 c432 212 476 2.38n 1.498ns 1.798ns 1.621ns 1.640ns 9.84% 11m15s 1m15s
grid1 c499 553 595 2.98n 1.233ns 1.480ns 1.308ns 1.394ns 11.62% 9m41s 1m57s
grid1 c1355 654 793 3.97n 1.839ns 2.207ns 1.878ns 1.913ns 14.90% 11m43s 2m58s
grid1 c1908 543 579 2.89n 2.088ns 2.506ns 2.251ns 2.256ns 10.17% 20m24s 25s
grid1 c2670 1043 1190 3.57n 1.622ns 1.946ns 1.754ns 1.764ns 9.86% 52m33s 8m41s
grid2 c3540 1492 1559 7.79n 2.301ns 2.761ns 2.498ns 2.564ns 9.52% 109m59s 23m49s
grid2 c5315 2002 2217 6.65n 2.080ns 2.769ns 2.409ns 2.416ns 9.97% 221m24s 61m18s
grid2 c6288 3595 3712 8.15n 5.186ns 6.223ns - 5.820ns 6.48% >4hrs 188m36s
grid2 c7552 2360 2571 7.18n 2.975ns 3.571ns - 3.262ns 8.65% >4hrs 63m03s
Table 4.1. Experimental results showing delay reduction for a given decap budget103
straint under uniform distribution and allocated using the proposed heuristic approach.
Column 6 shows the percentage reduction in total decap area compared to uniform decap
distribution, which is 35.51% on an average.
4.5  Conclusions
In this chapter, we proposed an approach for timing aware decoupling capacitance allo-
cation which utilizes the timing slacks available at the gates in a design. The decoupling
capacitance allocation is formulated as a non-linear optimization problem and Lagrange
relaxation in conjunction with the modified adjoint method is used for optimization. We
also presented a fast and near-optimal greedy heuristic for timing-aware decap allocation.
The approach has been implemented and tested on ISCAS85 benchmark circuits and
power grids of different sizes. Compared to uniformly allocated decaps, the proposed
approach utilizes 35.51% less total decap to meet the same delay target. For the same total
decap budget, the proposed approach is shown to improve the circuit delay by 10.11%.






grid1 c432 1.498ns 1.640ns 3.55nF 2.38nF 32.98%
grid1 c499 1.233ns 1.394ns 3.49nF 2.98nF 17.60%
grid1 c1355 1.839ns 1.913ns 6.65nF 3.97nF 40.33%
grid1 c1908 2.088ns 2.256ns 6.15nF 2.89nF 52.92%
grid1 c2670 1.622ns 1.764ns 6.96nF 3.57nF 95.80%
grid2 c3540 2.301ns 2.564ns 10.04nF 7.80nF 22.37%
grid2 c5315 2.080ns 2.416ns 12.20nF 6.65nF 45.56%
grid2 c6288 5.186ns 5.820ns 9.74nF 8.15nF 16.31%
grid2 c7552 2.975ns 3.262ns 13.26nF 7.18nF 45.85%
Table 4.2. Experimental results showing reduction in decap area for specified 
timing constraint104
CHAPTER V
INDUCTANCE, LOCALITY AND RESONANCE IN POWER 
SUPPLY NETWORKS
5.1  Introduction
In a power distribution network (PDN), rapid transient currents flow through the transis-
tors onto the power grid, charging an discharging various capacitances, then flow onto the
package through the C4 bumps, and eventually make their way to the voltage regulator
module (VRM). This flow of currents causes spatial and temporal voltage variation in the
PDN, degrading circuit performance and reliability. PDN modeling and verification is
challenging due to the presence of decaps, on-die inductance, various resonance effects,
and simply the enormous size of the PDN. The following issues must be resolved for an
accurate supply-drop analysis:
1) How significant is the impact of on-die inductance?
2) How localized are the currents as they flow outward from a device?
3) Does the decap charge respond locally or globally to supply drops?
4) Do resonance effects occur, and if so, how? 
The answers to these questions are critical to addressing the type of models and CAD
algorithms required to deal with the PDN verification and chip-package codesign. For105
example, if supply-drop effects are localized, then it is possible to considerably simplify
the analysis by verifying several partitions of the PDN in parallel, as proposed in [19].
Researchers have described investigations of some of these effects on large-scale indus-
trial designs [15][27][52]. Previous work, however, has not comprehensively spanned the
entire range of modeling parameters, from detailed PDN modeling to full-die simulation,
including a package model and non-uniform decoupling capacitor (decap) distribution. To
the best of our knowledge, ours is the first comprehensive simulation study of an entire
industrial processor, covering in detail, these modeling and analysis issues. 
In this chapter, we concentrate our study on the core region; we do not cover the I/O
region. We electrically model a full-core die in the highest level of detail possible within
computational-power constraints, and then justify the model from bottom up. This entails
beginning with a full-wave model for a small section of the die area and progressing in
steps to a full-die and package co-simulation model containing all the essential elements
required to attain the desired accuracy level. Simulations of the package-die model at
every step highlight the critical and non-critical elements constituting the model. We
ignore the non-critical elements, which do not significantly affect the simulation accuracy,
to incorporate a larger die area at the next abstraction level. This enables the analysis of a
larger region of the die for the same simulation time.
Using these models, we demonstrate the following for an Intel Pentium® class micro-
processor, designed in a 90nm technology: First, popular 2D inductive models, often used
to model on-die inductance [85], overestimate the impact of on-die inductance on supply
noise. High-frequency (> 5GHz) current transients, which can excite on-die inductive
effects, are comparatively smaller, highly localized (with a radius of a few microns) to the106
switching device and transient in nature (decaying quickly). The on-die power grid
behaves otherwise as an RC network. Therefore, we can ignore the on-die inductance for
important frequencies and scales, considerably simplifying modeling and analysis. Sec-
ond, the package has a significant impact on the accuracy of on-die power-grid analysis.
This necessitates including an accurate package model for a CAD approach, targeting
transient PDN analysis and optimization. Third, decoupling capacitors act both globally
(full-chip) and locally, depending on the frequency of excitation currents. They act glob-
ally at the main resonance frequency because of their interaction with package inductance
(low frequency of about 50 MHz to 200 MHz). But the impact of decaps becomes increas-
ing more localized at frequencies higher than this resonance frequency. This observation is
important in CAD for placement, sizing and optimization of decoupling capacitors.
Fourth, localized (about a 1,000 micron radius), mid-frequency (about 1 GHz to 2 GHz)
resonance effects are possible due to the resistive isolation of pockets of capacitors inter-
acting with localized C4 and package inductors, and these pockets collectively act as sev-
eral mini-dies. 
We begin with an explanation of our smallest but most detailed model, progress to a
2mm X 2mm model and finally, describe our full-chip microprocessor model. We con-
clude with a coherent explanation of the various highlighted effects and their interaction
and the implications on CAD modeling and optimization.
5.2  Full-wave on-die inductive effects
The PDN is usually modeled as a linear network consisting of RLC elements, nominal
voltage sources, and independent time-varying currents representing the switching cur-107
rents of on-die devices. Computational constraints make it infeasible to model and analyze
the entire PDN in complete detail. Hence, we began with a fully detailed but smaller (500
micron x 500 micron) section of the die area, consisting of metal layers M4 through M7.
We used this model to observe high-frequency inductive effects and their locality. For this
purpose, we began with a full-wave modeling method known as partial-element equiva-
lent circuit (PEEC) [64], which has been used extensively in package-level analysis.
Using the grid dimensions for each layer, we broke up the grid description into detailed
via-to-via metal segments, including vias for all layers. The PEEC method, as shown in
Figure 5.1, models every metal segment with its self-resistance, self-inductance, and
capacitance to ground, as well as its capacitive and inductive coupling to every other metal
segment. This results in a dense, full-wave electromagnetic model that is highly accurate
but extremely CPU and memory intensive.
The PEEC capacitors, which model the dielectric and metal charge interaction effects,
serve only to dampen the inductive ringing, and hence, can be removed in order to high-
light any inductive effects. The PEEC model consisted of 67,150 electrical nodes, 84,470
R and L elements, and 12 million mutual inductors. In addition, we assumed that total
intrinsic and extrinsic decoupling capacitance was a low value of 10 pF for that area. We
Figure 5.1. Illustration of the PEEC model of a wire segment108
attached the total decoupling capacitance in a uniformly distributed manner to the lowest
metal layer as 5,512 individual capacitors. This low value of decoupling capacitance is
useful for highlighting potential inductive effects. The simulated area contained 13 C4
bumps, each modeled as a series RL element of 0.01 ohm and 0.325 nH, representing both
the C4 and package input impedance. This is, in fact, a low inductance value per C4 for
the package input. But, again, we used this low value to highlight any on-die inductive
effects. We attached a source of variable rise times (10ps to 100 ps) to the lowest metal
layer. The model also made the following simplifications: 
• It avoids discretizing the wires for skin effects
• It does not model signals in the neighborhood of the grid (which have the effect of
absorbing inductive noise)
• It injects current directly into M4 rather than model M1-M3
All of the above assumptions effectively increase inductive effects and are a worst case
scenario in order to detect them. 
5.2.1  PEEC simulation results
The 3D PEEC simulation results were compared to a 2D model which modeled every
layer separately in 2D, discretized the per-unit-length values to via-to-via segments, and
then stitched the 2D layers together using resistive vias. The simulation results were com-
pared for an R model (resistive only PEEC grid, with de-caps attached to M4), an RL
model (R model with self inductance) and an RLM model (RL model with mutual induc-
tors), all of which had R-L C4 models attached to M7. The simulation results for PEEC
3D are given in Figure 5.2, left. It is clear that the PEEC model, in spite of all the assump-109
tions intended to highlight inductive effects, shows little impact of inductance. However,
we note that the 2D model (Figure 5.2, right), shows significant inductive differences.
Unfortunately, the 2D models have been extensively used to model inductance on power
grids, yielding subsequent tenuous conclusions based on those models. The same study
above was performed for various uniform or non-uniform sources, different rise times
(down to 10ps) and for increased C4 L values (conforming to actual values) or device
capacitance values (conforming to actual de-cap densities) and the results were found to
be similar.
The only difference observed in the full-wave RLC model was for very fast transients of
10ps, which caused an initial high frequency localized (a few micron radius) transient
“blip” which quickly degenerated into a wave fully described by an RC grid model. Given
that we overestimated the inductance, even this small localized inductive effect should be
smaller than what we observed, if all of the details of the localized model were in place.
Figure 5.2. A 3D PEEC simulation of 500mx500m grid (left) compared to a 2D-
modeling approach (right)110
Figure 5.3 shows the voltage map generated when a large driver, switching at 10ps, draws
high frequency current from the power grid.
5.2.2  High-frequency supply noise
It is important to note that the PEEC model describes all potential inductive interactions
for the full dimensions of the model. However, remote potential interactions do not deter-
mine the return path and the high frequency currents (>5GHz) tend to remain extremely
localized (Figure 5.3). If the model were to be extended to a larger area, the locality of the
high frequency would not change. This result may be explained mainly due to these rea-
sons:
• There are frequent power rail vias in a microprocessor PDN, providing frequent
return pathways.
• The grid is loaded with wire resistance, device and wire capacitance. These help to
dampen the transient response.
Figure 5.3. Voltage map generated due to high-frequency current transients111
Although the high frequency response is highly localized, the midlow frequency cur-
rents (1-2 GHz) dissipate outward from the source to affect several gates. Therefore, when
there are multiple switching sources of current, the high frequency transients of each gate
will only have local impact around the gate while the mid-low frequency transients will
have additive impact at every neighboring gate, overwhelming each gate’s localized high
frequency effect in amplitude. This is another significant reason for not requiring on-die
inductance in a power grid model. The model necessary for understanding the full-die
requires only a resistive grid with device capacitance and a C4/package model.
5.3  Mid-size model and capacitive effects
Given the conclusions of the previous study, we eliminated on-die inductance in our
larger models, used an R-only model for the grid with device caps, and extended our
detailed via-to-via metal segment model to 2mm X 2mm, consisting of metal layers M2 to
M7. This allowed us to determine a larger area of interaction and to understand the proper-
ties of this larger grid in order to build a full-chip model. We attached this die model to an
RLC package model which modeled the package from the die shadow (the package area
where the die is placed) to the VRM, and which was discretized to 9x9 in the die shadow
area as shown in Figure 5.4. Our segment of the grid was only big enough to cover a 2x2
section of that area. In the middle of our grid at M2 we placed a single frequency domain
current source in order to observe its impact on the surrounding droop. What to do with
the other discrete die shadow pins was an open question and we tried two cases: (I) attach
all the die capacitance under the 2mm X 2mm die model or (II) distribute it evenly in the112
9x9 die shadow, with 2x2 of the sections placed under the attached die model, and the rest
directly attached to the package/die interface pins (Figure 5.4). From the package perspec-
tive, a resonance frequency of ~200MHz was expected, which was verified through pack-
age simulations and also validated in silicon. This was seen for case (I) as showin in
Figure 5.5(left). However, when the die capacitance was distributed outside of the 2mm X
2mm section, another spurious frequency was observed, that of 60 MHz (Figure
5.5(right)). We deduced that this spurious resonance was due to the high impedance path
from the caps outside of the 2mm X 2mm section to those inside the section, since all
remote de-cap currents had to travel through the package without an on-die connection.
This showed that a full-die grid resistance model is essential for a correct global die
behavior.
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We illustrate this principle more clearly in the following simple example. We simulated
the same 2mm X 2mm grid section but with four individual capacitors placed in the mid-
dle of the four 1mm X 1mm quadrants, with values of 1nF, 2nF, 0.5nF and 4nF (Figure
5.6, top). We attached RL models attached to the C4 pins with values equal to the input




Case I Case II
Figure 5.5. Supply drop frequency response showing resonance frequencies for 
Case I and Case II illustrated in Table 5.4
(a)
(b)





































age over the caps, using one current source in the middle of the grid, we observed 4 dis-
tinct resonant frequencies. However, when we spread the cap values randomly around the
4 quadrants (while maintaining the same total amount), we observed only a single reso-
nance frequency (Figure 5.6, bottom). This implied that resistive isolation between capac-
itive regions, together with the limited number of C4 inductors above the regions, caused
them to act as distinct mid-frequency resonant circuits (four mini die, in some sense). This
implied a principle of locality which is explained in the next section. The fact that one
could have isolated pockets of mid-frequency (greater than the die-package resonance)
was an important new effect that was exposed by this analysis.
5.3.1  Model reduction
In order to progress to a full-die model that fit into memory, it was important to reduce
the resistive grid from the level of detail contained in the 2mm X 2mm model. Using the
same level of accuracy was not feasible for a full die. However, we needed to determine
how much to reduce the grid and still maintain the accuracy of the detailed effects we
wanted to observe, especially with respect to resonance. We applied the prior-proposed
multi-grid method for this purpose [44]. We used this method to reduce our 2mm X 2mm
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Figure 5.7. Voltage response of a 2mm X 2mm with 2x- and 4x-
reduced grids for identical current excitation115
model by a factor of 2 and then by 4 in order to determine the accuracy of the resultant
models. When we placed unit transient currents on the original grids and the reduced grids
we obtained the results in Figure 5.7. A 4X reduction allowed entire grid to fit in memory
and not suffer much accuracy loss. Table 5.1 lists the run-time and peak memory usage of
the original and sparsified models.
5.3.2  Locality in power grids
Flip-chip power grids in DC have been shown to have property of locality, in which the
voltage droop from a single current source stays in the proximity of that source due to the
C4 sources [19]. However, it was not clear what this locality principle meant for a pack-
age-die PDN model in the time and frequency domain. For this purpose, a 4X reduced
M2-M7 resistive grid was attached to an RL C4/package model and with a uniform cap
distribution on M2. A single frequency source was placed in the middle. All the voltage
nodes on M2 were probed in the frequency domain and simulated across DC to mid-fre-
quencies (~1-2 GHz). The results are shown in the information-rich graph in Figure 5.8.
Each curve represents the frequency response of one node, on M2, to a single source in the
middle of the grid. On the DC (left) side, there is clear locality because there is a decreas-
ing response of nodes as one moves away from the source (downward movement on the
2mm X 2mm 
model




original 877259 1249250 1453.75 2.2G
2X reduction 222475 323874 797.83 650M
4X reduction 57861 85110 140.46 300M
Table 5.1. Run-time and peak memory-usage of the 2mm X 2mm model 
before and after multi-grid-based sparsification116
X-axis) until there is a zero response. On the mid-frequency right side, there is a quasi-
locality as the response gets smaller with distance but never goes to zero, indicating that
some diminishing capacitor currents are always supplied at a distance. At the main low
frequency package/die resonance in the middle, all locality effect is lost. This indicates
that at the main resonant frequency, both the die and package are acting as one and charge
is flowing everywhere on the die. However, at other frequencies, the caps and de-caps tend
to act in a local manner.
5.4  Complete package-die model
The most realistic full-die model was constructed using the 4x reduced M2-M7 full-die
grid, the package model and a realistic nonuniform decap distribution. We reduced the
package model to a series impedance connected at each C4 location. Further, we took the







Figure 5.8. Frequency response at all the M2 supply nodes illustrating locality as 
function of excitation frequency117
M2 metal nodes. With a single 10ps source placed in the middle of a central unit, we
observed the time domain current waveforms of all of the nonuniformly distributed caps
on M2 (Figure 5.10, left). Note that as time progresses, all the cap currents sync up with
the global resonant frequency described by the die-package resonance. As understood
from Figure 5.8, this is the stage where locality is lost and all caps are charge-sharing.
However, note that in the beginning, the response to the fast transient consists of multiple
frequencies much higher than the global resonant one.
Figure 5.9. The non-uniform block-based on-die decap distribution in the 
microprocessor
Figure 5.10. Transient current response of non-uniform decaps (left) and the 
magnified plot (right)118
The highlighted waveforms of the first dip in Figure 5.10 (left) are expanded in the
graph of Figure 5.10 (right). Here we see that the frequencies are multiple with some
being higher than the main resonant frequency. This demonstrated that there were midfre-
quency effects due to non-uniform cap distribution and resistive grid isolation. In order to
understand the locality of these midfrequency transients as compared to the global reso-
nance, we plotted the amplitude of the currents at two specific time points: at the bottom
of the first dip in Figure 5.10 (left), where the mid-frequency effects were visible (Figure
5.11), and one at the bottom of the second dip where the responses have almost converged
to a global resonance (Figure 5.12). We observe clearly in the 3D plot in Figure 5.11 that
the mid-frequency effects are “local” to a radius of approximately 1mm. However the cur-
rent magnitude plot of Figure 5.12 shows that by the second dip there is almost global con-
vergence and the cap currents reflect an almost perfect correlation with the full-die cap
distribution in Figure 5.9. Thus mid-frequency effects may be resonant at less than full-
die, but low frequency die-package effects are global. Please note, that this kind of RC
locality is very different and of a wider area as compared to the high frequency locality
Figure 5.11. Locality of high-frequency currents provided by decaps119
spoken of earlier in discussing inductive effects where the locality was observed to be
much smaller.
A visualized explanation of all of the above effects is shown in Figure 5.13. When a sin-
gle gate switches (middle), it pulls in power delivery current from various sources. At high
frequencies, the package with large parasitics is effectively isolated from the die. If the
frequency is high enough in a small local area, it will excite on-die inductance but this
Figure 5.12. Distribution of mid-frequency decap currents which are strongly 
correlated to decap distribution map






effect will be highly transient and within a few microns radius before the RC background
absorbs the high frequency energy. The high frequency currents are immediately satisfied
by caps nearby, either explicit de-caps, active device caps or wire cap. The farther away
the cap, the less current will be supplied but the supply radius grows larger as the fre-
quency lowers.
At some mid frequency (greater than the global die-package frequency) the package
comes into effect and mid-frequency currents are supplied through the C4’s. However,
even at these frequencies, they continue to also be supplied by the caps. If the gate is sur-
rounded by pockets of cap that are resistively isolated (partially, or completely) from other
caps further out, the local caps will resonate only with the local C4 bump/package induc-
tance above them, causing a mid-frequency resonance of a radius of a few hundred or
more microns. This effectively is a small version of the total die at resonance. When the
frequency is low enough (main die-package resonance), all of the caps and all of the C4’s
will interact to produce a global resonant frequency that is full-die in nature.
5.5  Conclusions and CAD implications
In this study, we demonstrated that in an industrial microprocessor design, the package
inductance overwhelms the effect of on-die inductance even in 90nm technology and the
impact of on-chip inductance remains insignificant and highly localized except at frequen-
cies > 5Hz. It is also shown that the 2-D or lumped inductance models, which are com-
monly used, significantly overestimate the impact of on-die grid inductance compared to
3D models. The dominance of package inductance over on-die inductive effects necessi-
tates accurate modeling of the package and cosimulation of package and on-die power dis-121
tribution networks. The impact of decap distribution on the first and second transient
voltage droops was shown in Section 5.4. A new mid-frequency localized effect was
found to be dependent on the nearby nonuniform decap distribution, while the main reso-
nant behavior depends on the total global decap. It was noted that resistively isolated
pockets of decaps can lead to multiple resonances. Thus, accurately modeling the decap
distribution is extremely important to analyze the transient behavior of power grid accu-
rately. Due to the distributed nature of C4s in flip-chip packaging, voltage drop induced
due to a current excitation may be limited to the vicinity of the current source. Recently,
several works [19][62] have been proposed to exploit this locality in power grids to accel-
erate voltage-drop analysis. However, we demonstrated that transient locality is a strong
function of the excitation frequency. We showed that although the voltage drop exhibits
locality for the DC and high frequency excitations, it is global at frequencies around the
resonance frequency caused by package inductance and on-die decaps. Moreover, the area
of locality is dependent on the frequency of excitations as illustrated in Section 5.3.2.
Thus, although locality can be used to simplify and accelerate the static power-grid analy-
sis as proposed in [19], its usage for transient power-grid analysis and optimization may
lead to erroneous results, unless integrated with these effects.122
CHAPTER VI
AN ANALOG ACTIVE DECAP CIRCUIT FOR INDUCTIVE-
SUPPLY-NOISE SUPPRESSION
6.1  Introduction
Increasing power consumption and clock frequency have significantly exacerbated the
Ldi/dt drop, such that it is now considered the dominant portion of the overall supply drop
in high performance designs [11][69]. Also, methods which are effective in IR-drop miti-
gation, such as increasing on-chip power grid metallization are less effective in reducing
Ldi/dt drop which is primarily caused by package inductance. This has given rise to an
urgent need for the suppression of inductive noise in power distribution networks in the
presence of large transient switching currents.
With technology scaling, gate leakage has become a significant percentage of the overall
leakage which places a significant limitation on the maximum amount of thin oxide decap
that can be added on the die. Recently, on-die metal-insulator-metal (MIM) decoupling
capacitors have been suggested in [67] to reduce the area overhead and leakage of on-die
decaps. MIM decaps require extra processing steps and have low capacitance to area effi-
ciency as compared to thin oxide decaps. We refer to these explicit decaps as passive
decaps.123
Active decaps [4][37][51][77][82] employ a circuit to increase the amount of charge
transfer to-and- from the power supply network during a supply voltage fluctuation. The
objective of these approaches is to obtain a smaller supply drop for the same amount of
explicit decoupling capacitance. In this chapter, we propose a novel active decap circuit to
suppress Ldi/dt noise in power supply networks. The proposed active decap circuit is pow-
ered from a separate supply network (referred to as the active supply) and the existing
power supply pads/C4s are split between the regular supply network and the active supply
network. The proposed decap circuit senses and amplifies the voltage drop in the power
and ground lines of the regular supply network. This amplified and inverted voltage drop
is then placed on one of the terminals of the active decap, allowing it to pump significantly
more charge into the regular power grid (or absorb more charge from the ground grid) as
compared to passive decaps. We study the trade-offs involved in the optimal allocation of
the total decap between active and passive decap. Similarly, we study the trade-offs in the
allocation of the total number of pads/C4’s allocated between the regular supply network
and the active supply network.   
Finally, we show that the area overhead of the amplifier is small compared to the area
consumed by the decaps themselves. Also, since the active supply network is dedicated
only to the active decap circuits, it does not require an extensive power distribution net-
work and hence does not lead to a significant supply grid overhead. We perform extensive
simulations of the proposed technique and show that it can improve the frequency
response of the power distribution network dramatically. The transient voltage drop was
shown to reduce by 45% compared to the use of only passive decaps, corresponding to an
increase in the effective decap of approximately 8X.124
The rest of the chapter is organized as follows. Section 6.2 explains the proposed circuit
in detail. Practical considerations in implementing of the proposed circuit are presented in
Section 6.3. Section 6.4 presents the experimental validation of the circuit and conclusions
are drawn in Section 6.5.
6.2  Proposed active decap circuit
This section presents the proposed active decap circuit and compares its performance to
passive decap. We first present the analysis of a power delivery model with passive decaps
in Section 6.2.1. The proposed active circuit is then presented in Section 6.2.2 and com-
pared with passive decaps in Section 6.2.3.
6.2.1  Power delivery network with passive decap
Figure 6.1 shows a commonly used model of a power distribution network with on-die
passive decaps represented by Cd. The lumped inductors LVdd and LVss model the induc-
tance attributed to the power supply network in the motherboard, socket, package and on-
die inductance, whereas resistors RVdd and RVss represent the resistive parasitics in the
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Idie=  I(t)IC d(t)
Figure 6.1. Model of a power delivery network125
supply network. Idie is the current drawn from the supply network by the on-die devices.
In addition to the on-die decaps, discrete decaps are also placed at various locations (VRM
decap, motherboard decap and package decap) in a power distribution network. The reso-
nance frequencies due to these additional decaps are considerably lower [11] (~kHz-
5MHz) than the resonance frequency due to package inductance and on-die decaps
(~100MHz). Extra board and package decaps can be added with relative ease but such is
not the case with on-die decaps due to the leakage and area constraints. Hence, in our anal-
ysis, we concentrate only on the effectiveness of on-die decaps.
Let ΔV(t) be the transient voltage drop (ground bounce) seen by the devices on-die due
to time-varying current I(t). The decap Cd observes a net change in potential of 2ΔV(t)
across its two terminals and provides a charge of 2CdΔV(t) to both the power and ground
lines. The current, ICd(t), provided by the decaps to the on-die devices is therefore given
by:
(EQ 6.1)
The DC part of on-die current I(t), along with the rest of transient current (Ipkg(t)) is sup-
plied by the VRM through the inductors LVdd and LVss is:
(EQ 6.2)
The current provided by the VRM, Ipkg(t), causes the drop in the power supply ΔV(t) as
follows:
(EQ 6.3)
ICd t( ) 2Cd td
d ΔV t( )⋅=
ΔV t( ) Ipkg t( ) R⋅ L td
d Ipkg t( )+=
ΔV t( ) Ipkg t( ) R⋅ L td
d Ipkg t( )+=126
It can be observed that the voltage drop decreases as the amount of on-die decaps is
increased. The resonance frequency, ωr, due to the interaction of package inductance with
on-die decaps is given by:
(EQ 6.4)
where Lpkg is the net inductance of the supply network (LVdd+LVss in Figure 6.1). As the
amount of on-die decaps increases, the resonance frequency as well as the peak Ldi/dt
noise is lowered. The aim is, therefore, to maximize the total amount of decap Cd within
the area and leakage constraints, thus minimizing both the IR as well as the Ldi/dt drop in
the network. In the next subsections, we present the proposed active decap circuit and
compare it with passive decap.
6.2.2  Active decap circuit
The proposed active decap circuit consists of two operational amplifiers (opamps)
which amplify and invert the voltage drop across the power and ground lines of the supply
network. The total available passive decap is divided evenly among the power and ground
networks. The two opamps drive one terminal of each decap as shown in Figure 6.2. The
opamps operate with a separate, so called active, supply and hence, the total number of
C4s available for power delivery in the chip is divided between the active and the regular
supply. For simplicity in our discussion in this section, we assume that the active supply is
ideal and does not affect the gain or the current drive of the opamps. However, later in
Section 6.4.3, we will study what percentage of the total available C4s should be dedicated
to the active supply versus the regular power grid. We find that only a small percentage of
ωr LpkgCd=127
the total C4s need to be allocated to the active supply and that the non-ideality of the
active supply has only minor impact on the effectiveness of the method. 
We now compute the theoretical effectiveness of the proposed method. The transient
voltage drop (ground bounce), ΔV(t), is amplified to a potential of -2AΔV(t) and 2AΔV(t),
respectively, by the two amplifiers driving the Vdd and Vss decaps. As a result, each of the
two decaps observes a difference in potential of (2A+1)ΔV(t) across its terminals. Thus,
the current ICd(t), provided by the decaps to the devices is given by:
(EQ 6.5)
As compared to EQ 6.1, the current provided by the active decaps is therefore consider-
ably higher if the gain A of the opamp is sufficiently high. In general, for the same on-die
current, I(t), and same amount of decap, Cd, the active decap will lead to a lesser voltage
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Figure 6.2. Proposed active decoupling capacitance circuit





d ΔV t( )⋅=128
(EQ 6.6)
or, 
If the gain of the opamp is greater than 1.5, a better power supply regulation can be
achieved or the amount of decap can be reduced for the same supply regulation. The effec-
tive decoupling capacitance achieved using this active circuit is:
(EQ 6.7)
where, Cd is the amount of decap present in the chip driven by the opamps and A is the
gain of opamps. In a practical implementation, the gain A of the opamp is a function of
frequency and the gain decreases as frequency of operation is increased as will be dis-
cussed later in Section 6.3.
It should be noted that the opamps in the active circuit must operate with an external
active power supply and cannot be connected to the regular on-die power supply. Figure
6.3 explains why the active circuit cannot operate if its supply rails are connected to the
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rent consumed by the chip and ICd(t) be the current provided by decap Cd. Then, the cur-
rent flowing in the resistance Rw2 is I(t)-ICd(t). On the other hand, the current flowing in
the package remains I(t) as shown in the figure. Thus, the only improvement in supply
drop is in the IR-drop due to a reduced current now flowing through the resistor Rw2. The
package inductance Lpkg has full on-chip current flowing across it, resulting in a worse
inductive effect as compared to the use of passive decaps. 
While separate active supply rails are needed in the proposed method, we show in Sec-
tion 6.4.3 that only a small portion of the total C4s need to allocated to the active supply.
Furthermore, since the active supply is only connected to the active decap circuits, a full
supply grid design is not needed for the active supply. Instead, C4s in the immediate vicin-
ity of the active decap circuits can be directly routed to the circuits, thereby minimizing
the routing overhead incurred by the additional supply.
6.2.3  Comparison of active and passive decaps
This subsection explains and compares the response of the proposed active decap circuit
with that of design with only passive decap, assuming ideal opamps. The practical design
constraints and opamp design are presented in Section 6.3.
Figure 6.4 compares the frequency response of the power supply network with passive
decaps and active decaps. The HSPICE simulations were performed in 130nm triple-well
technology with nominal supply of 1.2V. The capacitive and inductive parasitics were
based on an industrial power supply grid for a high performance processor design. The
simulated circuit represents a 0.7mm X 0.7mm section of the die since it is not possible to130
simulate a detailed model of the entire supply network. However, since the active decap
circuit can be replicated across the die, the results for the whole die are similar.
 The total amount of decap available, Cd, (passive and active combined), was 250pF.
The gain A of the ideal opamps was set to be 5 which results in an effective capacitance of
3Cd using EQ 6.7. As a result, the resonance frequency was reduced by a factor of .
The resonance frequency of the grid due to package inductance with passive on-die decaps
was observed to be 91.4MHz. The use of active decaps reduced the resonance frequency
to 53.7MHz. Moreover, use of active decaps also led to a significant reduction in peak
noise at the resonant frequency as shown in Figure 6.4.
Figure 6.5b shows the transient response of the power grid with active and passive
decaps to the current profile shown in Figure 6.5a. The current pattern was modeled on a
high performance microprocessor switching from a state of low activity operations to a
state of high activity operations [11] in 5 clock cycles and back. The processor is first in a
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state of low power instructions consuming 10% to 30% of its peak power. The state of the
processor is then ramped from this low power mode to a high power mode in 5 clock
cycles, resulting in current levels oscillating between 75% to 100%. Finally, the processor
is ramped down to the low power mode again. The operating clock frequency was
assumed to be 4GHz. With an opamp gain of 5, the worst-case supply drop was reduced
from 160mV to 100mV, resulting in a percentage improvement of 37.5% as shown in Fig-
ure 6.5b. It is clear that higher reduction in supply drop can be obtained by increasing the
gain of the opamp. 
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The results in Figure 6.4 and Figure 6.5 demonstrate the effectiveness of the proposed
circuit with ideal opamps, in the presence of large current transients. The next section
presents the opamp design and other practical considerations in the silicon implementation
of the proposed approach.
6.3  Opamp design
The previous section described the proposed circuit with ideal opamps having fixed
gain, infinite input impedance and zero output impedance. In reality, the gain of an opera-
tional amplifier is a function of operating frequency and drops as frequency is increased.
Hence the net effective capacitance given in EQ 6.7 decreases with increasing frequency.
In order to reduce the impedance of a power supply network at the resonance frequency,
the gain of the amplifier should be as high as possible. On the other hand, the bandwidth
of the opamp should be high enough to suppress high frequency inductive noise as well.
These are contradicting requirements since the gain-bandwidth product is usually near-
constant in a given technology. In all, the opamp used in the active circuit should have the
following characteristics:
1. High gain at the resonance frequency for suppressing the dominant voltage fluctuations 
and resonance effects.
2. High bandwidth for mitigating high frequency inductive noise.
3. High current drive in order to drive large decaps.
4. Small amplification delay for fast reaction to high frequency current transients.
5. Robustness of opamp to its own active power supply variations. 133
The opamp used in the proposed active circuit consists of three stages. The inputs to the
opamp have common-mode voltages of Vdd and Vss. This entails the use of level shifters
as the first stage of the opamp, so as to bring the inputs to their common-mode bias levels
for the gain stage. The gain stage forms the second stage of the opamp. For improving the
output impedance and current drive, a high drive strength output stage is used after the
gain stage.
Figure 6.6 shows the circuit schematic of the opamp, which amplifies the difference
between Vdd and Vss supply drops and applies it to a terminal of the decap connected to
Vdd grid. The bias generation circuitry is not shown for clarity. As mentioned in Section
6.2.3, the opamp needs to operate using an active supply different from the main power
supply of the other devices on die. All the bias supplies and currents are generated from

















Figure 6.6. Operational amplifier schematic134
input level shifters which convert the input common bias supplies of regular Vss and Vdd
to the input common-mode voltage of the gain stage, which was set at 500mV. The gain
stage, which succeeds the level shifters is formed using a single-ended differential ampli-
fier pair formed by transistors M3 and M4. Transistors M5 and M6 are the active current
mirror loads to the diffamp and M7 provides its biasing current. The diffamp is followed
by a source follower (M8 and Ib3) as the output stage, which reduces the output impedance
and provides high current drive capability to the amplifier.
The gain of the above opamp, A has a dominant pole at frequency ω0 and can be approx-
imated as follows [63]:
(EQ 6.8)
where A0 is the gain of the opamp at ω=0.
Let us consider a power grid network consisting only of active decaps, Cd and no pas-
sive decaps. Then, the effective on-die capacitance in the circuit Ceff is given by:
(EQ 6.9)
assuming that the total decap Cd is evenly distributed for the Vdd and Vss lines. The
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where L is the package inductance of the grid, Cd is the total active decap present in the
grid and s0=jω0. Simulation results showing the impedance of the supply network
obtained for different ratios of active and passive decaps are presented in Section 6.4.2. 
EQ 6.9 shows that the effective decap starts reducing after ω0. As a result, the package
inductance becomes a dominant part of the overall power supply network’s impedance,
thereby resulting in a linear increase in impedance with increasing frequency as shown in
EQ 6.10. To improve the high frequency behavior, a small amount of passive decaps is
therefore used in conjunction with the active decaps to suppress high frequency noise.
This is explored further in Section 6.4.1.
6.4  Simulation results
The proposed active decap circuit was designed in 130nm triple-well technology with a
nominal supply of 1.2V and tested with HSPICE simulations. The next subsection pres-
ents the layout and simulations of the opamp used in the proposed active decap circuit.
6.4.1  Opamp simulations
Figure 6.7 shows the layout of the opamp with a drive capability of 5pF. Several of these
opamps are used to drive banks of decaps placed at different locations on the die. The area
of the opamp was 14.1μmx11.8μm. In the technology used for experiments, this area
amounts to approximately 0.39pF of capacitance. The area overhead of the opamp, when
compared to the area needed for decap insertion is therefore small at approximately 8%.
The area overhead of the opamp design is addressed by reducing the total decap by this136
amount, resulting in a slightly lower total available decap. However, this reduction in
available decap is easily compensated by the much larger effective capacitance that results
from the active decap circuit.
Figure 6.8 shows the simulated gain of the opamp as a function of frequency while Fig-
ure 6.9 shows the transient response of the opamps obtained when used to drive a decap of
Figure 6.7. Layout of the opamp with drive strength of 5pF
14.1μ
11.8μ
Figure 6.8. Gain of the opamp




















10pF (5pF each of Vdd and Vss decaps). The gains of Vdd decap and Vss decap were 14
and 14.2 respectively. The bandwidths of the two opamps were 197MHz and 190MHz
respectively. The two signals at the extreme top and bottom of the Figure 6.9 are the sup-
ply fluctuations in Vdd and Vss grid respectively. Using input level shifters, the common-
mode voltages of these supply fluctuations (1.2V and 0V respectively) are converted to a
DC voltage of 500mV, the bias voltage of the gain stage. In the figure, the “level shifter
outputs” signals represent the signals input to the gain stage of the opamp. Vss_decap and
Vdd_decap signals are the output of the output stage of the opamps used to drive the
decaps connected to Vdd and Vss grid respectively.
6.4.2  Comparison of active and passive decaps
In this subsection, we compare the frequency and transient response of the power supply
drop with different ratios of active and passive decaps present in the supply network. Fig-
ure 6.10 compares the frequency response of the voltage drop for 4 different cases: 
Figure 6.9. Transient response of the opamp

















outputs To Vdd_decap To Vss_decap138
Case 1: 250pF passive decap
Case 2: 180.5pF passive + 50pF active decap
Case 3: 80.5pF passive + 200pF active decap
Case 4: 230.5pF active decap.
Note that in all but the first, all passive case, the total available decap is reduced slightly to
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As shown in Figure 6.10, the use of active decaps in Case 2, 3 and 4 results in a reduc-
tion in the worst case supply voltage drop observed at resonance. Case 1, with only pas-
sive decaps present in the grid, has a single resonance frequency at 110MHz. Case 4,
which only has active decaps and consequently the maximum amount of effective decap,
has the maximum suppression of the inductive noise at resonance frequency and also the
maximum lowering of the resonance frequency. In particular, the resonance frequency is
lowered to 35.7MHz from 110MHz, indicating an effective decap of 2nF, an 8x increase in
the amount of decap. However, the effective capacitance starts to decrease rapidly with
frequency resulting in an increase in supply drop at high frequencies, although the peak
voltage drop still remains at a much lower values as compared to the one in Case 1. Cases
2 and 3, which use a combination of active and passive decaps, show noise suppression at
all the frequencies. These cases also show a very slight second resonance at a frequency
higher than the one in Case 1 due to the interaction between package inductance and pas-
sive decap present in the grid. As the amount of passive decap in the grid is reduced
(active decap is increased), the first resonance peak is suppressed and the second extra res-
onance peak increases.
Figure 6.11 compares the transient response of the voltage drop for different ratio of on-
die active and passive decaps present in the power grid. Figure 6.11a shows the current
profile used, which resembles the ramp-up of a microprocessor for low-power instructions
to high-power instructions in 15 cycles. The clock frequency of the design was assumed to
be 4GHz in the experiment. Figure 6.11b shows the transient response for three configura-
tions: 250pF passive, 50pF active + 180.5pF passive and 100pF active + 130.5pF passive140
decaps. The worst-case supply drop is reduced from 40mV (in 250pF passive case) to
22mV (in 100pF active + 130.5pF passive case) resulting in a 45% reduction in worst volt-
age drop. In addition, the low frequency ringing is much less with the usage of active
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decaps. Figure 6.12 shows the worst voltage drop as a function of the total 250pF decap
distributed between active and passive decaps in different ratios.
6.4.3  Impact of C4 distribution
In this subsection, we study the impact of the distribution of C4s among the active and
regular supply networks. Figure 6.13 plots the worst-case voltage drop as a function of the
percentage of total C4s allocated to the active supply. As the number of C4s allocated to
the active supply is increased beyond a limit, the overall package inductance of the regular
supply increases, thus worsening the Ldt/dt noise in the regular supply. In addition, the IR
drop in the regular supply also increases with fewer pads allocated to the regular supply.
This results in an increase in the voltage drop in the regular grid. On the other hand, if only
a few pads are allocated to the active supply, the fluctuations in the supply provided to the
opamps increase, thus lowering their respective gains and drive strengths. Figure 6.13
shows that the worst-voltage drop is at its minimum when 6% of the total C4s (3 C4s) are
allocated to the active supply and the remaining 47 C4s are allocated to the regular supply.




















Figure 6.12. Worst-case voltage-drop variation with decap allocation142
6.5  Conclusions
An active decap circuit was proposed to suppress the inductive noise in power distribu-
tion networks. The proposed circuit senses the supply drop and drives an amplified and
inverted voltage fluctuation on the decap. The active decoupling circuit is powered by a
separate power supply and we studied the optimal allocation of the total C4s between this
second power supply and the regular supply as well as the optimal allocation of the total
decoupling capacitance between actively switched and traditional static decap. Using the
proposed method, the maximum supply drop is reduced by 45% compared to the use of
only traditional decap, corresponding to an increase in the effective decap of approxi-
mately 8X.
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Figure 6.13. Impact of C4 distribution on worst-case voltage drop143
CHAPTER VII
DIGITAL CIRCUIT-TECHNIQUES FOR ACTIVE INDUCTIVE-
SUPPLY-NOISE SUPPRESSION
7.1  Introduction
Aggressive scaling and increasing clock frequency have exacerbated inductive (Ldi/dt)
supply noise, impacting the robustness of power delivery networks. Ldi/dt drop is further
aggravated by commonly used power reduction techniques such as power/clock-gating
and frequency-stepping in DVS systems. On-die passive decap, which has traditionally
been used for suppressing Ldi/dt, has become expensive due to its area and leakage power
overhead. 
In chapter VI, we proposed an analog circuit technique to suppress excessive Ldi/dt sup-
ply noise. The proposed technique utilizes an operational amplifier (opamp) to amplify the
supply noise and transfer a larger amount of charge from the decoupling capacitances. The
efficacy of the proposed circuit relies strongly on the gain and bandwidth characteristics of
the opamp. In general, a higher gain and a larger bandwidth over the entire frequency
spectrum is imperative for the effective operation of the circuit. However, the gain-band-
width product is constant for a particular technology node and the gain drops after the cut-
off frequency, f0, of an amplifier. This gain reduction at frequencies larger than f0 results
in degraded performance and a reduction in effective decap of the proposed circuit. Also,144
the output stage of the analog circuit consumes a large amount of quiescent current,
adversely affecting the power consumption of the design. Lastly, supply voltage scaling
with each technology generation makes it difficult to design high-gain, single stage ampli-
fiers. Increasing the stages in an amplifier increases the amplification delay which may
adversely affects the stability of the proposed circuit at high frequencies. All the afore-
mentioned reasons led us to investigate digital circuit techniques for supply noise regula-
tion. 
Several partial or all-digital circuits have recently been proposed in order to actively
regulate the supply against sudden surges in load-current. A switched capacitor based sup-
ply voltage regulator was proposed in [4]. The authors proposed switching decap banks
between series and parallel configuration depending on the supply drop amplitude. In
[84], a band-pass filter is used to detect supply noise resonance. An artificial shunt load is
connected between Vdd and Vss to dampen the power delivery system during resonance.
In [56], a shunt high voltage supply is connected to the regular power grid when power-
gated logic blocks wake up from the sleep state. 
The above techniques deliver only limited charge [4], are suited only for resonance
damping [84] or do not have integrated undershoot/overshoot detectors [56]. Recently,
several adaptive frequency management techniques [30][76] have also been proposed to
compensate for supply transients. These techniques employ supply drop monitors at vari-
ous locations on the die. The frequency of operation is altered to accommodate for the
fluctuations in the power supply. This adaptive frequency management results in
improved average-case performance since the worst-case supply drops may not be very145
frequent. However, the worst-case performance is unaffected since the worst-case supply
drop remains the same.
In this chapter, we propose three all-digital active circuit techniques to detect and sup-
press excessive supply voltage undershoots and overshoots caused by large current tran-
sients or by excitation of supply resonance. We propose all-digital supply drop undershoot
and overshoot detectors which are used to monitor excessive supply fluctuations in the
three proposed circuit techniques. We also propose an all-digital supply noise measure-
ment circuit capable of sampling the noise at 20Gsamples/sec. All the circuits were inte-
grated in a prototype fabricated in a 0.13µm, triple-well CMOS technology.
The remainder of the chapter is organized as follows. Section 2 describes the charge
injection based active decoupling circuit and the undershoot/overshoot detectors. Section
3 and 4 describe the high-voltage charge pump based active circuit and high-voltage shunt
supply based active circuit respectively. The proposed noise measurement circuit is pre-
sented in section 4. The conclusions are summarized in section 6.
7.2  Charge-injection-based active decoupling circuit
The proposed circuit uses an active decap bank, Ca, and a nominal-voltage active sup-
ply, Vdda, to inject extra charge into the power grid during an undershoot emergency. The
use of a nominal-voltage Vdda obviates the need for any high-voltage supplies and enables
use of decaps and switching transistors with nominal oxide thickness. Furthermore, the
proposed method has the advantage that Ca behaves as a passive decap when the supply
voltage is within safety margins. 146
7.2.1  Proposed regulation technique
Figure 7.1(a) shows a simplified model of a power delivery network to illustrate the
concept. The impedance of the power distribution networks is modeled as a series combi-
nation of lumped elements, L1vdd and R1vdd. Similarly, L1vss and R1vss represent the para-
sitic inductance and resistance of the ground network. The total amount of non-switching
as well as explicitly added on-die decap is represented by the lumped capacitance Cp. A
time-varying current source models the switching current of all the logic blocks in the
chip. Figure 7.1(b) shows the schematic of the proposed charge injection based active
decoupling circuit. A small fraction of the total pads available for Vdd are allocated to
Vdda such that the total number of supply pads is kept constant. 
Figure 7.1. A simplified power distribution model and the proposed regulation 
technique

























where, N1vdd and N2vdd are the number of pads for Vdd and Vdda respectively; L1vdd and
L2vdd are the inductances of Vdd and Vdda respectively.
Similarly, the total area of the passive decap, Cp, is reduced to incorporate Ca and the
area overhead of the active circuit, ΔA. The control signals, Snormal, Sun and Sov are gener-
ated by the undershoot/overshoot detectors to be described in Section 7.2.2.
(EQ 7.2)
The solid curve in Figure 7.2 shows the simulated transient response of the unregulated
supply distribution model in Figure 7.1(a). The shaded regions in the graph indicate
regions where the supply voltage exceeds the designer-specified margins, VH and VL. Ca is
connected between Vdd and Vss and acts as a normal passive decap when the supply volt-
age is within safe bounds, VH and VL. When a supply drop below VL is detected, transistor
T0 in Figure 7.1(b) is turned off and T1 ramps up the negative terminal of Ca from 0 to
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Vdda, injecting a charge CaVdda into the regular power grid. To prevent excessive over-
shoots, a shunt load T2 is turned on while Ca is simultaneously recharged. The dashed
curve in Figure 7.2 shows the simulated regulated supply waveform, confined within the
safety bounds. For a supply voltage regulation tolerance of kVdd, the decap amplification
factor, G, is (0.5+1/k) in the proposed circuit. A typical voltage regulation tolerance of
k=10% yields a decap amplification factor of 10.5X which is significantly greater than the
one in the circuit proposed in [4]. The next sub-section describes the generation of control
signals Snormal, Sun and Sov.
7.2.2  Supply-noise undershoot and overshoot detection
One of the key concerns in overshoot/undershoot regulation is detection speed. Analog
detection techniques are either slow or consume a large amount of quiescent current.
Therefore, we propose all-digital detectors with a simulated worst-case response time of
330ps. A ring oscillator based sampling clock generator (Figure 7.3) is used to generate a
6-phase (φ1-φ6) 3.3GHz clock. Supply waveforms are sampled at the rising edge of each
phase of the clock, resulting in an effective sampling rate of 20GS/sec. This sampling rate
is sufficient to capture ~100 samples before maximum first supply droop.
Two sets of clocked comparator banks [81] (one each for undershoot and overshoot
detection) are used to sample the supply noise at a high frequency (Figure 7.4). A level-
shifter first translates Vdd and Vss noise to a common-mode reference, Vref, of 600mV.
The RC time constant of the level shifter is 10ns. Our prototype implementation uses an
external reference supply for Vref. Any noise in Vref affects the common-mode voltage of149
Sampling intervals
(~50ps apart)
Figure 7.3. Sampling clock generator
Vdd
Figure 7.4. Vdd/Vss level shifter and clocked-comparator schematics150
V+ and V- only, making the differential sensing immune to the noise. Therefore, Vref can
be easily generated on-chip using resistor dividers. The translated waveforms, V+ and V-
are differentially sensed by 2 banks of 6 clocked comparators. The output of each compar-
ator must resolve within 150ps of the rising edge of its clock. During simulations, the
worst case delay of the comparator was found to be 80ps for an input differential of 1mV.
Transistors, Ml and Mr in each comparator are skewed (Ml > Mr) to create a switching
threshold between V+ and V-. This switching threshold automatically creates the safety
margins, VH and VL without the need of any external reference supplies. Each comparator
consists of calibration voltages Cl,un, Cr,un (Cl,ov, Cr,ov), which provide post-silicon tuning
of VH (VL), if required. Calibration voltages are shared among all the comparators in a
bank. Outputs from comparator banks are ORed together and buffered to generate Snormal,
Sun and Sov control signals (Figure 7.5). The latency of control signal generation was
Figure 7.5. Comparator banks and generation of normal, undershoot and 
overshoot signals151
found to be 330ps in simulations. The frequency of first supply drop, which is set by the
resonance frequency of package inductance and on-die decap, is typically in the range of
50MHz-250MHz [11]. Thus, the undershoot/overshoot detection delay of 330ps is small
compared to the period of the first droop and enables the proposed circuit to react quickly
to any sudden drops or surges in supply voltage. 
7.2.3  Synthetic load-current generator and analog drop detector
This sub-section describes the artificial load-current generator used for injecting noise
into the power grid and an analog supply drop measurement circuit. A configurable load-
current generator with variable duty cycle and period was implemented using an array of
variable-width transistors connected between Vdd and Vss as shown in Figure 7.6. The
low and the high-periods (Thigh and Tlow) of the load-current are independently tunable
from 500ps to 2μs. Two 10-bit counters, enabled by an externally fed trigger signal, set
Figure 7.6. Synthetic load-current generator152
the high and the low period of the load-current waveform. The trigger signal invokes the
current generation and starts the test-case. A 5-bit current-sel signal configures the peak
magnitude of the load-current, which is configurable from 10mA to 180mA in steps of
10mA.
A V-I converter-based drop detector circuit [54] was implemented to measure the on-
chip supply noise. The detector consists of a high conductance (Gm) transistor to convert
the supply voltage variations into current. The current is amplified using a current mirror
and is transmitted out of the chip using a transmission line. The transmission line is resis-
tively terminated on the PCB. All the transistors in the circuit are designed to be larger
than nominal oxide thickness. This enables capture of both undershoots and overshoots
and also improves the gain of the circuit, which can now employ a higher than nominal
supply voltage. Current-based sensing is particularly attractive due to its simplicity,
robustness to coupling noise and bandwidth-limited nature of the I/O pads. The prototype
was also designed to have Vdd and Vss probe-pads which were used to verify the on-die
supply noise measurements.
Figure 7.7. V-I converter-based drop-detector circuit153
The main drawback of the above V-I converter-based circuit is its power consumption,
which can be of the order of mW. We propose a fully-digital on-chip oscilloscope for sup-
ply noise which consumes considerably lower power and has improved accuracy. The on-
chip oscilloscope will be described later in Section 7.5. The next sub-section provides the
details of the prototype implementation of the charge injection based technique.
Figure 7.8. Die micrograph and implementation details of the test chip154
7.2.4  Prototype-implementation details
The proposed charge injection based technique was implemented in a test-chip, fabri-
cated in a 0.13µm, 1.2V triple-well CMOS process. Figure 7.8 shows the die-micrograph
and implementation details of the prototype. The test chip consists of unregulated and reg-
ulated test-cases, which were implemented for an iso-area, iso-pad comparison. The
unregulated case utilized 3 Vdd pads, 3 Vss pads and 760pF of Cp. For the regulated case,
1 pad was re-allocated to Vdda resulting in 2 regular Vdd and 3 Vss pads. Simulations
showed an optimal Vdda pad allocation of 6% of the total pads, which, however, could not
be implemented in this pad-limited design. To be conservative, a small amount of decap
was allocated for Vdda to prevent excessive ringing. The values of C'p, Ca and decap for
Vdda were 430pF, 220pF and 90pF, respectively. The active circuit area, which includes
the sampling-clock generator, undershoot/overshoot detectors and switches T0, T1, T2,
was equivalent to the area of 10pF decap, which corresponds to 1.54% of the total decap
area in the unregulated test case. Figure 7.9 shows the area breakdown of different decap
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banks and the active circuit in the unregulated and regulated test case implementations.
The next sub-section presents the test chip measurement results.
7.2.5  Measurement results
Figure 7.10 shows the measurement setup of the test chip on a probstation. The supply
noise was measured using the V-I converter based drop detector and the measurements
were verified with direct differential on-chip probing. The results were also validated
using an all-digital on-chip oscilloscope which will be presented later in Section 7.5.
Figure 7.11 shows a comparison of the measured on-die supply noise with and without
supply regulation for an average die. In Figure 7.11(top), the excitation load-current is
ramped up from 0 to 40mA and back to 0. This load-current is representative of the wake-
up and turn-off of a power/clock-gated module [11]. The unregulated peak-to-peak supply
drop was found to be 298mV. Active regulation reduces the peak-to-peak supply drop
from 298mV to 126mV, which is an improvement of 57%. It is important to note that the
steady-state IR-drop remains the same in both the unregulated and the regulated case. Fig-
Figure 7.10. Measurement setup156
ure 7.11(bottom) shows the resonance build-up when a periodic load-current is applied at












Figure 7.11. Measured unregulated and regulated supply noise waveforms for ramp 
load and during resonance157
die decap) of the power distribution network was found to be at 55.25MHz. The proposed
circuit reduces the peak-to-peak supply drop from 549mV to 133mV, which is an
improvement of 75%. Figure 7.12 shows the zoomed-out snapshot of the measured regu-
lated and unregulated on-die supply noise. Also shown is the trigger signal, which invokes
the test cases. A high trigger signal repetitively generates the desired load-current wave-
form and creates noise in the otherwise steady supply voltage. The results demonstrate
effective regulation of both undershoot and overshoot supply noise during any rapid cur-
rent transients as well as during resonance.
Figure 7.12. Measured unregulated and regulated supply waveforms as a 
function of trigger signal
regulated
Periodic current ramped up from 0 to 40mA and back to 0 when trigger is high, load-current = 0 when trigger is low  











Measurements were performed for different load-currents of varying frequency and
peak magnitude. Figure 7.13 plots the measured worst drop and improvement as a func-
tion of peak load-current (Imax) for one die. At very low load-currents, the worst supply
drop or bounce is closer to the safety margins, VH and VL. As a result, the regulated sup-
ply drop is close to the regulated drop and the percentage improvement is lower. As the
peak current is increased, the active circuit has to inject more charge to compensate for an
increased supply drop, resulting in increased percentage improvement. As the load-current
is increased beyond a certain extent, the charge injection gets limited by the size of the
active decap and the switch though which it is driven (T1 in Figure 7.1). Hence, there
exists an optimal regulation point which is a function of the size of the active decap and











































Figure 7.13. Measured unregulated and regulated peak-to-peak supply noise for 
varying peak load-currents 159
the switching transistor T1. Thus, it is imperative to extract the worst-case current profile
during design time and size the elements of the active circuit accordingly. In this imple-
mentation, the best improvement of 57.7% was measured for an Imax of 40mA. 
Figure 7.14 shows the measured regulated worst drop as a function of Vdda when a step
load-current of 40mA peak amplitude is applied. Also shown are the supply voltage snap-
shots for different values Vdda (Vdda = 0V, 0.5V, 1.2V and 1.7V). The amount of charge
injected into the regular power grid increases with Vdda and the worst-case supply drop
reduces as Vdda is increased to 1.2V. The regulated supply voltage exhibits a second dip
immediately after the first one, which is attributed to the recharging of Ca once Vdd is
above the undershoot threshold VL. As explained earlier, the magnitude of the first dip is
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Figure 7.14. Measured worst supply drop as a function of the active supply 160
dependent on the sizing of Ca and switching transistor T1 in Figure 7.1. Also, the injected
charge increases with Vdda, resulting in a reduction in the first dip. The recharging of Ca
depends on the size of switching transistor T0. An increase in the size of T0 causes faster
charging of Ca resulting in an increased second dip. Correct sizing of various elements in
the active circuit is, therefore, essential for efficient supply regulation. As Vdda is
increased above 1.2V, the second dip becomes more prominent, increasing the worst drop.
An optimal regulation point is obtained when Vdda is at the nominal supply voltage of
1.2V. Since the supply regulation curve is flatter around the optimal operating point of
1.2V, the efficiency of the proposed circuit does not degrade significantly when the operat-
ing supply voltage is reduced for power reduction as in DVS systems.
Figure 7.15 shows the frequency dependence of the worst supply drop with and without
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Figure 7.15. Comparison of measured frequency responses with and without 
active supply regulation161
is set at 100mV. The regulated supply drop is less than the unregulated one whenever the
drop exceeds the undershoot threshold. Also, it can be inferred that the impedance of the
supply network improves considerably near its resonance frequency. Since the regulated
test-case has fewer regular pads and lower amount of passive decap (Section 7.2.4), the
regulated supply drop is slightly larger than that in the unregulated case when the supply
drop is less than the undershoot threshold.
As shown in Figure 7.5, the clocked comparator banks are provided with calibration
voltages (Cl,un, Cr,un, Cl,ov and Cr,ov) for extra post-silicon tuning of the undershoot and
overshoot thresholds, if required. Figure 7.16 shows the measured worst regulated supply
drop as a function of calibration voltages. In this experiment, the calibration voltages Cl,un
and Cl,ov are set to 0V (Cl,un = Cl,ov = Cl = 0) while Cr,un and Cr,ov are each equally varied
Figure 7.16. Measured worst regulated supply drop as a function of 
calibration voltages



































 For ramp load162
from 0 to 1.2V (Cr,un = Cr,ov = Cr). An increase in Cr results in an increase in threshold VH
and VL by the same amount. Since the active circuit starts to inject charge only when the
supply drop exceeds the thresholds, the percentage improvement reduces with increasing
Cr as shown in Figure 7.16. 
A statistical analysis (Figure 7.17) was performed on 38 chips for step current-loads, to
evaluate the effect of a single global setting of Cl and Cr for all chips as opposed to indi-
vidual calibration tuning of each die. The minimum, maximum and average drop improve-
ments for a global calibration setting were 47.1%, 59.6% and 55.9%, respectively. When
each die is tuned for its best calibration, the minimum, maximum and average improve-
ments increased to 51%, 59.7% and 57.6% respectively. Although individual die calibra-
tion shifts the low performance chips to the right, the improvements are only marginal and
we concluded that the overhead of individual die calibration can be avoided. 
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Figure 7.17. Statistical analysis across 38 chips showing the affect of a global 
calibration vs. individual die-tuning 163
In Figure 7.18, a comparison of unregulated and regulated supply voltage waveforms is
shown, measured with the on-chip V-I drop detector and through active on-chip probing of
the Vdd and Vss probe pads. The top-layer Vdd and Vss metal layers are connected to the
probe pads, which are differentially probed using active probes. The experiment was per-
formed for several load-current configurations. Figure 7.18 shows that the supply voltage
waveforms are very similar and the percentage improvements are almost identical. The V-
I drop detector, although simplistic in design and fairly accurate, however, consumes
about 25mW of power. The power overhead of the active circuit, which includes the sam-




















Unregulated Resonance Regulated Resonance164
pling clock generator, undershoot/overshoot detectors and switches T0, T1, T2 was mea-
sured to be less than 1% of the peak power consumption of 48mW. The performance of
the proposed circuit was also validated using an all-digital on-chip oscilloscope which
consumes considerably lower power than the V-I drop detector. The details of the on-chip
oscilloscope and measurement results will be presented later in Section 7.5. Next, we pres-
ent the high-voltage charge pump based and high-voltage shunt supply based active sup-
ply regulation techniques.
7.3  High-voltage charge-pump-based active decoupling circuit
Figure 7.19 shows the schematic of the proposed high-voltage charge pump based sup-
ply regulation technique. As in Section 7.2.1, some of the pads used for the regular supply
are allocated for a high-voltage supply, VddH. Similarly, some of the passive decap area is
allocated for the active decap, CH, which forms the charge pump. When the supply voltage
is between the pre-specified undershoot and overshoot thresholds, VH and VL, CH is con-
nected between VddH and Vss. Whenever a supply drop greater than VL is detected, the
positive terminal of CH is switched from VddH to Vdd, dumping a charge of (VddH-
Vdd)CH into the Vdd power grid. For a VddH = 2Vdd, the amount of charge dumped is the
same as the charge injected in the technique proposed in Section 7.2. In case of excessive
overshoots, an artificial load, connected between Vdd and Vss is turned on. Since the pro-
posed circuit uses a high-voltage supply, the switching transistors and CH need to be high-
voltage tolerant to avoid any reliability issues. Therefore, T0, T1, T2 and CH are imple-
mented with thick-ox transistors. This results in larger area overhead of T0, T1, T2 and165
lower area efficiency of decap CH as compared to the circuit proposed in Section 7.2.
However, this proposed circuit has CH directly connected between Vdd and Vss in case of
undershoots, creating a tight charging-discharging loop. This tight charging-discharging
loop causes an identical amount of charge to be pumped into the Vdd grid and out of the
Vss grid. This ensures that there is no DC voltage shift in the on-die Vss voltage, which
may cause reliability concerns during data transfers between the chip and the mother-
board.
The control signals, Snormal, Sun and Sov are generated by the undershoot and overshoot
detection circuits which are very similar to the ones shown in Section 7.2.2. The only dif-
ference is in the OR gates and the output buffers which use thick-ox transistors and pow-
ered by a high voltage supply of VddH. The level-conversion of the clocked comparator
outputs from nominal-voltage to high-voltage is performed at the OR gates which are
implemented in DCVS logic. The level-conversion and usage of thick-ox transistors
degrades undershoot and overshoot detection delay. A synthetic load-current generator

















Figure 7.19. Proposed high-voltage charge-pump-based regulation circuit 
technique166
and a V-I converter based drop detector (Section 7.2.3) is used for the creation and mea-
surement of supply noise respectively.
7.3.1  Prototype-implementation details
The proposed high-voltage charge pump based supply regulation technique was imple-
mented in a test-chip, fabricated in a 0.13µm, 1.2V triple-well CMOS process. Figure 7.20
shows the die-micrograph and implementation details of the prototype. The test chip con-
sists of unregulated and regulated test-cases, which were implemented for an iso-area, iso-
pad comparison. The unregulated case utilized 3 Vdd pads, 3 Vss pads and 670pF of Cp.
For the regulated case, 1 pad was re-allocated to VddH resulting in 2 regular Vdd and 3
Vss pads. The values of C'p and CH in the regulated test case were 356pF and 113pF
respectively. To prevent excessive ringing in VddH, a decap of 52pF was added between
VddH and Vss. The next sub-section discusses the measurement results on the prototype.

























7.3.2  Measurement results
The proposed high-voltage charge pump based active regulation technique was imple-
mented in a prototype designed in a 0.13µm triple-well CMOS process. The prototype
consists of the load-current generator and the V-I converter based supply drop detector
described in Section 7.2.3. Figure 7.21(top) shows the measured supply waveforms with
and without active regulation when the load-current is ramped up from 0A to 40mA and
then back to 0. The worst-case peak-to-peak supply variation was measured to be 148mV
in the unregulated case. Through active regulation, the overall peak-to-peak supply varia-
tion is reduced to 93mV showing an improvement of 37%. Figure 7.21(bottom) shows the
measured supply waveforms during resonance, which is created by the periodically
switching load-current. The proposed regulation technique reduces the peak-to-peak sup-
ply voltage fluctuation from 290mV to 164mV during resonance, resulting in an improve-
ment of 43%. Note that the proposed circuit is able to suppress the supply noise
undershoots much more effectively as compared to attenuating the overshoots.
In the next section, we present the proposed high-voltage shunt supply based supply
voltage regulation technique. 168
Figure 7.21. Measured unregulated and regulated supply noise waveforms for ramp 









7.4  High-voltage shunt-supply-based active decoupling circuit
The efficacy of the regulation techniques proposed so far in Section 7.2 and Section 7.3
is limited by the amount of charge stored in the active decap banks. The amount of charge
stored in the active decap must be sufficient to compensate for the supply drop created by
the largest possible load-current. We, now propose a supply regulation technique which
eliminates the need of any active charge storing elements. A similar technique has recently
been proposed in [56] which uses a software-generated control signal to switch on the reg-
ulator. The regulator in [56] suppresses excessive supply undershoots, caused by sudden
wake-up of power-gated logic blocks. We extend the technique proposed in [56] with inte-
grated supply undershoot and overshoot detectors which eliminates the need of any soft-
ware-generated control signals. Additionally, the proposed circuit automatically detects
and suppresses resonance in the power supply network.
Figure 7.22 shows the schematic of the proposed high-voltage shunt supply based sup-
ply regulation technique. The regular nominal supply grid is connected in shunt to a high-
voltage supply whenever an undershoot is detected. An artificial load is turned on to pre-
vent excessive overshoots. The control signals, Sun and Sov are generated using under-
Figure 7.22. Schematic of the proposed high-voltage shunt-supply-based 















shoot/overshoot detectors described in Section 7.3. T1 and CH use thick-ox devices to
avoid reliability issues.
7.4.1  Prototype-implementation details
The proposed high-voltage shunt supply based regulation technique was implemented in
a test-chip, fabricated in a 0.13µm, 1.2V triple-well CMOS process. Figure 7.23 shows the
die-micrograph and implementation details of the prototype. The test chip consists of
unregulated and regulated test-cases, which were implemented for an iso-area, iso-pad
comparison. The unregulated case utilized 3 Vdd pads, 3 Vss pads and 570pF of Cp. For
the regulated case, 1 pad was re-allocated to VddH resulting in 2 regular Vdd and 3 Vss




















pads. The values of C'p and CH in the regulated test case were 356pF and 113pF respec-
tively. The next sub-section discusses the measurement results on the prototype.
7.4.2  Measurement results
The proposed high-voltage shunt supply based active regulation technique was imple-
mented in a prototype designed in a 0.13µm triple-well CMOS process. The prototype
consists of the load-current generator and the V-I converter based supply drop detector
described in Section 7.2.3. Figure 7.24(top) shows the measured supply waveforms with
and without active regulation when the load-current is ramped from 0A to 40mA and
back. The worst-case peak-to-peak supply variation was measured to be 298mV in the
unregulated case. Through active regulation, the peak-to-peak supply variation is reduced
to 171mV showing an improvement of 43%. During resonance (Figure 7.24(bottom)), the
peak-to-peak supply voltage fluctuation is reduced from 544mV to 299mV, resulting in an
improvement of 45%.172
Figure 7.24. Measured unregulated and regulated supply noise waveforms for ramp 









7.5  Digital on-chip oscilloscope for supply-noise measurement
The analog V-I converter based supply drop detector, described in Section 7.2.3 suffers
from excessive power consumption (measurements on the test-chip show an average
power consumption of 25mW). Also, non-linearity may adversely affect the accuracy of
the detector in the presence of very large fluctuations in supply voltage. To address these
concerns, we propose a power-efficient and accurate all-digital on-chip oscilloscope.
Relying on the periodicity of the waveform to be measured, the proposed oscilloscope
generates its time-shifted snapshots. Different time-shifted snapshots are then combined
off-chip to reconstruct the original waveform. Unfortunately, the supply noise fluctuations
are non-periodic in nature. Therefore, the device-under-test (DUT) executes the same test-
case repeatedly, such that the overall supply noise waveform becomes periodic. 
Figure 7.25 shows the schematic of the proposed on-chip oscilloscope. The oscilloscope
consists of a coarse delay generator and fine delay line. The coarse delay generator con-
Figure 7.25. Schematic of the proposed on-chip oscilloscope for 
supply-noise measurement174
sists of a counter running at the system clock (~1GHz) and asserts the match signal high
whenever the counter meets a user-specified 12-bit value. The fine delay line is imple-
mented using a chain of inverters connected in series, to generate time-shifted versions of
the match signal. The minimum granularity that can be achieved in the fine delay line is
equal to two inverter delays which was measured to be ~50ps. The proposed oscilloscopr
is therefore capable of collecting samples at the rate of 20GSamples/sec. 
A calibration control signal Δ_calib connects the fine delay line in feedback to form a
ring oscillator in order to measure the approximate delay of each individual delay element.
An external reference supply, Vref is provided as a reference for the comparison of the
Vdd supply voltage (Vdd_die). Vref, which is supplied from off-chip, is translated to the
common chip ground, Vss_die, using a low-pass RC network. The low-pass filter also
helps in eliminating any high frequency noise in Vref. The capacitance in the RC network
is realized using a MIM-cap (Metal-Insulator-Metal-cap) in order to minimize leakage.
The measurement process is invoked by means of a control signal, trigger, which connects
Vref to Vref_dd through its on-resistance. Our implementation employes 38 comparators
clocked at time-shifted versions of the match signal (φ1-φ38). The output of the 38 clocked
comparators is scanned-out as a thermometer code, indicating whether a particular sample
is greater or less than the reference voltage. The same test-case is repeatedly executed on
the DUT, with different reference voltages and coarse delay counter values. The complete
supply noise waveform is constructed off-chip from the scanned-out thermometer code of
each test-run. 175
7.5.1  Measurement Results
The proposed on-chip oscilloscope was integrated in the supply regulation prototypes of
Section 7.2, Section 7.3 and Section 7.4, implemented in a 0.13µm triple-well CMOS pro-
cess. The total layout area for the oscilloscope was 80µmx150µm. During measurements,
the process-variation induced mismatch in the devices constituting each clocked compara-
tor is calibrated out. Figure 7.26 shows the measured supply noise waveforms during reso-
nance with and without the charge injection based supply regulation technique of Section
7.2. Mismatch in devices constituting the clocked comparator may result in different
switching The measured waveforms conform well with the direct on-chip probe measure-
ments shown in Figure 7.18.
Figure 7.27 shows the supply noise waveform measured using the digital on-chip oscil-
loscope and the V-I converter based drop detector described in Section 7.2.3. In the exper-
iments, the results from the on-chip oscilloscope were found to conform well with






















Figure 7.26. Unregulated (left) and regulated (right) resonance waveforms measured
using the on-chip oscilloscope176
measurements from direct on-chip probing. The power overhead for the on-chip oscillo-
scope was <1mW as compared to ~25mW for the analog V-I converter based drop detec-
tor. The proposed on-chip oscilloscope may also be used an embedded block for other on-
chip signal-integrity related measurements such as cross-talk noise.
7.6  Conclusions
In this chapter, we presented three digital circuit techniques for inductive supply noise
suppression. The presented techniques effectively suppress supply noise caused by rapid
current transients or due to resonance. The charge injection based active decoupling tech-
nique uses a nominal active supply and an active decap bank to inject extra charge into the
power grid in case of an undershoot emergency. This technique does not require any high-
voltage supplies and obviates the need of any thick-ox devices. Furthermore, the active
decap acts as passive when the supply voltage is within the pre-specified safety bounds.
The high-voltage charge pump based active circuit uses a high-voltage charge pump to
Figure 7.27. Measured supply waveform using the on-chip oscilloscope (left) and 
the V-I converter (right)










dump extra charge into the power grid during excessive undershoots. The high-voltage
shunt supply based active circuit connects the regular nominal supply power grid directly
to an external high-voltage supply whenever an undershoot is detected, thus damping the
transient response of the supply network. We also presented a fully-digital on-chip oscillo-
scope which consumes much leower power than the prior proposed V-I converter based
supply drop monitor. All the proposed circuits were implemented in a test-chip, fabricated
in a 0.13µm, triple-well CMOS process. Measurement results demonstrate that the three
active supply noise suppression techniques suppress the inductive supply fluctuation by
57%, 33% and 43%, respectively for a step load-current. During resonance, the supply
fluctuation is suppressed by 75%, 43% and 45%, respectively by the three proposed cir-
cuit techniques. The performance of the proposed active circuit techniques was validated
with the V-I converter-based drop detector circuit, the proposed on-chip oscilloscope and
by direct on-chip probing of Vdd and Vss metal lines.178
CHAPTER VIII
CONCLUSIONS AND FUTURE DIRECTIONS
Shrinking device dimensions, faster switching frequencies and increasing power consumption
in deep submicron technologies cause large switching currents to flow in the power and ground
networks. Rapid current transients in turn lead to supply noise which degrades performance and
reliability. A robust power distribution network is essential to ensure reliable operation of circuits
on a chip. Power supply integrity verification is, therefore, a critical concern in high-performance
designs. This dissertation was aimed at proposing novel solutions to issues related to power grid
integrity verification and exploring active circuits for supply noise suppression. 
8.1  Contributions
The key contributions of this dissertation are summarized as follows:
• We proposed a path-based and a block-based analysis approach for computing the maximum
circuit delay under power supply fluctuations. The analyses are based on the use of superposi-
tion, both temporally and spatially across different circuit blocks. The approaches are vector-
less and take both IR as well as Ldi/dt drop into account. The path-based approach computes
the maximum possible delay of a given critical path in the presence of supply variations, while
the block-based approach does not require a-priori knowledge of the critical paths in a circuit
and can be effectively incorporated in an existing static timing analysis framework. The delay179
maximization problem is formulated as non-linear optimization problem with constraints on
currents of macros or circuit blocks in the design. We showed how correlations between cur-
rents of different circuit blocks can be incorporated in the formulations using linear constraints.
The proposed methods were validated on ISCAS85 benchmark circuits and an industrial power
supply grid, and demonstrate a significant reduction in pessimism during worst-case circuit
delay computation.
• We proposed two new approaches for analyzing the power supply drop. The first approach
conservatively computes the worst-case supply drop, early in the design flow when detailed
information of the design is not available. The second approach computes the statistical param-
eters of supply voltage fluctuations with variability in block currents. The proposed statistical
analysis can be use to determine which portions of the grid are most likely to fail. The analyses
consider both IR drop and Ldi/dt drop in a power supply network and can take into account
both spatial and temporal correlations in block currents. We showed that the run time is linear
with the length of the current waveforms allowing for extensive vectors, up to millions of
cycles, to be analyzed. We implemented the approaches on a number of grids, including a grid
from an industrial microprocessor to demonstrate their accuracy and efficiency. 
• We proposed an approach for timing aware decoupling capacitance allocation which uses
global time slacks to drive the optimization. Non-critical gates with larger timing slacks can
tolerate a relatively higher supply voltage drop as compared to the gates on the critical paths.
The decoupling capacitance allocation is formulated as a non-linear optimization problem
using Lagrangian relaxation and the modified adjoint method is used to obtain the sensitivities
of objective function to decap sizes. A fast path-based heuristic is also implemented and com-
pared with the global optimization formulation. The approaches were implemented and tested180
on ISCAS85 benchmark circuits and grids of different sizes. Compared to uniformly allocated
decaps, the proposed approach utilizes 35.5% less total decap to meet the same delay target.
For the same total decap budget, the proposed approach was shown to improve the circuit
delay by 10.1% on an average.
• We described the first detailed full-die dynamic model of a 90nm Intel Pentium®-class micro-
processor design, including package and non-uniform decap distribution. This model was justi-
fied from the ground up using a full-wave model and then increasingly larger but less detailed
models with only the irrelevant elements removed. Using these models, we showed that there
is little impact of on-die inductance in such a design, and that the package is critical to under-
standing resonant properties of the grid. We also showed that transient effects are sensitive to
non-uniform de-cap distribution and that locality is a tight function of frequency and of the
package-die resonance
• We presented an analog active decap circuit that significantly increase the effectiveness of
decap in suppressing power supply fluctuations. The proposed circuit senses the supply drop
and drives an amplified and inverted voltage fluctuation on the decap. The active decoupling
circuit is powered by a separate power supply and we studied the optimal allocation of the total
C4s/pads between this second power supply and the regular supply as well as the optimal allo-
cation of the total decoupling capacitance between actively switched and traditional static
decap. We demonstrated that the overhead of the proposed method is small compared to the
area of the decaps. Simulations in a 0.13mm CMOS process demonstrate that the maximum
supply drop is reduced by 45% compared to the use of only traditional decap, corresponding to
an increase in the effective decap of approximately 8X.181
• We presented three fully-digital circuit techniques for inductive supply noise suppression. The
presented techniques effectively suppress supply noise caused by rapid current transients or
due to resonance. The charge injection based active decoupling technique uses a nominal
active supply and an active decap bank to inject extra charge into the power grid in case of an
undershoot emergency. This technique provides as effective decap of 10.5X (for a 10% supply
regulation tolerance) and does not require any high-voltage supplies and obviates the need of
any thick-ox devices. Furthermore, the active decap acts as passive when the supply voltage is
within the pre-specified safety bounds. The high-voltage charge pump based active circuit uses
a high-voltage charge pump to dump extra charge into the power grid during excessive under-
shoots. The high-voltage shunt supply based active circuit connects the regular nominal supply
power grid directly to an external high-voltage supply whenever an undershoot is detected,
thus damping the transient response of the supply network. We also presented a fully-digital
on-chip oscilloscope which is more power efficient compared to a conventional supply drop
monitor. All the proposed circuits were implemented in a test-chip, fabricated in a 0.13µm, tri-
ple-well CMOS process. Measurement results demonstrate that the three active supply noise
suppression techniques suppress the inductive supply fluctuation by 57%, 33% and 43%,
respectively for a step load-current. During resonance, the supply fluctuation is suppressed by
75%, 43% and 45%, respectively by the three proposed circuit techniques. The performance of
the proposed active circuit techniques was validated with the V-I converter-based drop detector
circuit, the proposed on-chip oscilloscope and by direct on-chip probing of Vdd and Vss metal
lines.182
8.2  Future directions
In this section, we list some of the future challenges in power delivery design and analysis.
Multi-core power-delivery design and analysis
In the last decade, power consumption has increased from a few Watts to hundreds of Watts and
frequency has increased from a few MHz into the GHz range in high performance microproces-
sors. Integrating multiple cores on the same die offers a significant area and power advantage over
single-core designs, for the same performance. Therefore, there has been a paradigm shift in high
performance microprocessor design from power-intensive, single-core designs towards power-
efficient multi-core designs. Multi-core designs can further improve energy efficiency through
fine-grained power management where different cores can operate at different supply voltages
depending on the distribution of work-load.
Multi-core designs introduce new challenges to power distribution design. A multi-core design
may consist of a globally unified power delivery system or a split system with separate power dis-
tribution network for each core. A split system is attractive for frequency management, where
each core may run at its individual operating voltage. On the other hand, a unified system has the
advantage of better connectivity between the cores. Thus, there is a further need for investigation
into the issues related to multi-core power delivery design.
Supply drop analysis has also been complicated tremendously with the advent of multi-core
design. The size of the supply network increases manifold, increasing the modeling complexity
and simulation run-times. Thus, there is a need for efficient algorithms for efficient, large-scale
supply noise analysis algorithms.183
Package-Chip co-design
We discussed in Chapter V that package inductance has a significant impact on the Ldi/dt drop
occurring in a supply network. However, with decreasing supply voltages and increasing power
consumption, even the IR drops occurring in the power planes of packages may need to be fac-
tored into the chip design in the future. Package-chip co-design and co-simulation will lead to bet-
ter control of Ldi/dt and IR drops which in turn improve the performance and reliability of the
design. Designing the package to closely match the requirements of the chip also reduce wasted
power and increase battery power. Hence, there is a need for CAD tools to support concurrent
design of chip and package.
Power generation
This dissertation has only focussed on the power delivery related issues in high performance
designs. However, reliable low-voltage power generation has become a significant challenge with
the scaling of operating voltage. Power generation gets further complicated by power manage-
ment techniques such as dynamic voltage scaling. Traditionally, power generation has been per-
formed off-chip at the motherboard level. However, the response time of the voltage regulator is
no longer fast enough to react to sudden surges in current demands. On-die decoupling capaci-
tance and active regulation techniques can mitigate the rapid supply fluctuations to some extent.
However, there is a need to explore power generation techniques which can be integrated on-die
in order to minimize excessive supply drops and overshoots.184
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